

MODEL	REV	CHANGE LIST	Model	MK1 M/B BOARD	
			Page	FM	TO
NT11 M/B BOARD	1A	FIRST RELEASE	1	1A	
	2A	<p>PAGE 2 --- CHANGE R577 PULL-UP VOLTAGE TO COREVCC TO AVOID SYSTEM SHUTDOWN WHEN FIRST POWER-ON CHANGE R546 PULL-UP VOLTAGE CPUVIDVCC AS INTEL CRB RECOMMANDATION RESERVE 3V AS CONTROL OF CPUVIDVCC FOR THE ALTERNATIVE METHOD TO TURN-ON CPUVIDVCC CHANGE L46/L47 TO 10uH INDUCTOR AS CRB RECOMMANDATION</p> <p>PAGE 3 --- CHANGE FSBSELO TO PULL-UP FOR CORRECTIVE FSB DETECTION FROM CPU</p> <p>PAGE 6 --- CHANGE ICH5 PINB3/PINC2 TO GND AS INTEL RECOMMANDATION</p> <p>PAGE 7 --- CHANGE SODIMM DQMx SIGNAL AS CURRENT PCB REWORK. IT ALSO CAUSE SOME VTT PULL-UP DELETED. CHANGE CHANNEL B SODIMM ADDRESS TO 02 AS INTEL CRB RECOMMANDATION.</p> <p>PAGE 9 --- CORRECT RTC 32.768 XTAL FOOTPRINT RESERVE 1632PG AS SUSPEND POWER WELL CONTROL PIN TO FIX FIRST POWER-ON TOO LONG ISSUE</p> <p>PAGE 10 --- FIXED R205 TO GND FOR 8XAGP SETTING ON NV18M/NV31M</p> <p>PAGE 15 --- CHANGE STRAPING SETTING PER NVIDIA RECOMMANDATION. CHANGE LID SWITCH TO CABLE TYPE INCREASE R343 TO 47K FOR PROPER LCD BACKLIGHT CONTROL</p> <p>PAGE 16 --- CHANGE CB710 IDSEL TO AD17</p> <p>PAGE 18 --- CHANGE 4-IN-1 FFC CONNECTOR TYPE FOR EASY INSATLLATION FFC CABLE</p> <p>PAGE 19 --- CHANGE 1394 IDSEL TO AD18</p> <p>PAGE 20 --- CHANGE LAN IDSEL TO AD16 FIXED LANVDD25 CONNECTION ERROR IN DB1 PCB</p> <p>PAGE 21 --- CHANGE MINIPCI IDSEL TO AD19</p> <p>PAGE 22 --- CHANGE MC7 TO 0.047U FOR NO DIAL-TONE ISSUE</p> <p>PAGE 23 --- REMOVE R620/R626/R3223 TO IMPROVE MIC QUALITY CHANGE CN8 PIN ASSIGNMENT FOR TRACE ROUTING</p> <p>PAGE 24 --- CHANGE R263 PULL-UP TO 3V</p> <p>PAGE 25 --- REVERSE HDD0-HDD7 PIN ASSIGNMENT FOR DESIGN MISTAKE CHANGE FAN1ON/FAN2ON TO FIX FAN NOISE ISSUE REMOVE ALL FAN3 RELATIVE COMPONENT</p> <p>PAGE 26 --- CHANGE ALL BUTTON SWITCH TYPE FOR M/E LIMINATION ADD 2 EXTRA POWER-ON LEDS AND BUFFERS CHANGE Q23 TO 2N7002 FOR DRIVING ISSUE CHANGE CN1 CONNECTOR TYPE FOR M/E LIMINATION</p> <p>PAGE 27 --- CHANGE K/B FFC CONNECTOR TYPE FOR EASY INSTALLATION CHANGE U48 FOOTPRINT TO FIX LAYOUT MISTAKE RESERVE PR8 FOR MX0-MX7 PULL-UP</p> <p>PAGE 28 --- ADD PD33/PD34 FOR CABLE DOCK DESIGN FINE-TUNE PR148/PR60 FOR BATTERY CHARGER</p> <p>PAGE 29 --- ADD Q51 FOR LAN POWER CONTROL</p> <p>PAGE 32 --- CHANGE PR123/PR128 FOR CORRECT COREVCC SENSE</p>	2	1A	2A
			3	1A	3A
			4	1A	3A
			5	1A	
			6	1A	2A
			7	1A	2A
			8	1A	
			9	1A	2A
			10	1A	3A
			11	1A	
			12	1A	
			13	1A	
			14	1A	
			15	1A	3A
			16	1A	2A
			17	1A	
			18	1A	2A
			19	1A	2A
			20	1A	2A
			21	1A	2A
			22	1A	2A
			23	1A	2A
			24	1A	2A
			25	1A	2A
			26	1A	2A
			27	1A	3A
			28	1A	3A
			29	1A	2A
			30	1A	
			31	1A	
			32	1A	2A
			33	1A	
	3A	<p>PAGE 3 --- ADD 200ohm resistor on thermal IC power pin (Maxim reccommand)</p> <p>PAGE 4 --- Change some SPD VGA pin to GND as INTEL design guide.</p> <p>PAGE 10 --- Change VGA thermal IC to MAX6649 (nVidai reccommand).</p> <p>PAGE 15 --- Reserve VGA2.5V discharge circuit.</p> <p>PAGE 27 --- Reserve -LID pin also routing to EC. (SW request)</p> <p>PAGE 28 --- Change PR16/PR100 value for charger function.</p>			



PROJECT : NT1

PCBA NO.31MNT1MB0010

REV :2B

DOC. NO:

APPROVED BY :Tim Yys

CHECK BY:Carey Chen

DRAWING BY:Gill Peng

DATE :04/21/2003

SHEET 2

MODEL	REV	CHANGE LIST	Model	MK1 M/B BOARD	
			Page	FM	TO
NT11 M/B BOARD	4A	<p>PAGE 11 --- ADD 2ND CHIP SELECT TO SUPPOT TWO CS TYPE 8Mx32 DDR VRAM. ADD NV31M PIN P27 AND D14 TO VRAM FOR2ND CS.</p> <p>PAGE 12 --- THE STRAPPED PINS NEED TO CHANGE FOR TWO CS TYPE VRAM; TO BE CONFIRMED BY NVIDIA. (TO BE CONFIRMED)</p> <p>PAGE 13 --- ADD 2ND CHIP SELECT TO SUPPOT TWO CS TYPE 8Mx32 DDR VRAM. ADD VRAM PIN L3 AS 2N CS.</p> <p>PAGE 26 --- INCREASE USB PORT POWER FROM 0.5A TO 1A TO SUPPORT USB HDD DEVICE. SHORT U33/U34 PIN 5 AND 8 TO INCREASE POWER.</p> <p>PAGE 28 --- CHNANGE BAT-IN INDUCTOR TO AVOID ME INTERFERENCE IN S11 UNIT. USE 2 FEMJ3216HS480 TO REPLACE FEMH453281-T.</p> <p>PAGE 29 --- ADD VGA2.5 DISCHARGE CIRCUIT TO MEET NVIDAI POWER SEQUENCE. ADD PQ74, PQ74, R172 AD R172 TO CONTROL DISCHARGE TIME.</p> <p>PAGE 30 --- FINE TUNE VGACORE CIRCUIT.</p> <ol style="list-style-type: none"> 1. CHNAGE PUL FROMLM358 TO LMV321. (POWERED BY 5V) 2. CHANGE PR1 FROM 10K TO 4.7K AND ADD PR173 4.7OHM RESISTOR TO IMPROVE RESPONSE TIME. 3. CHANGE PC80 BULK CAPACITOR FROM 100U TO 330U FOR BIG CURRENT. 4. ADD PC175 100PF TO FLTER HIGH FREQ NOISE. 	1	1A	
			2	1A	2A
			3	1A	3A
			4	1A	3A
			5	1A	
			6	1A	2A
			7	1A	2A
			8	1A	
			9	1A	2A
			10	1A	3A
			11	1A	4A
			12	1A	4A
			13	1A	4A
			14	1A	
			15	1A	3A
			16	1A	2A
			17	1A	
			18	1A	2A
			19	1A	2A
			20	1A	2A
			21	1A	2A
			22	1A	2A
			23	1A	2A
			24	1A	2A
			25	1A	2A
			26	1A	4A
			27	1A	3A
			28	1A	4A
			29	1A	4A
			30	1A	4A
			31	1A	
			32	1A	2A
			33	1A	



PROJECT : NT1

PCBA NO.31MNT1MB0010

REV : 2B

DOC. NO:

APPROVED BY :Tim Yys


CHECK BY:Carey Chen

DRAWING BY:Gill Peng

DATE :04/21/2003


SHEET 1

NT1 - Block Diagram



PCI BUS ROUTING TABLE











PCMCIA --- AD17, -REQ0, -INTB, -INTC
 1394 --- AD18, -REQ3, -INTD
 LAN --- AD16, -REQ2, -INTE
 MINI PCI --- AD19, -REQ1, -INTF, -INTG




PLACEMENT NOTICE :

1. CPUIOPLLVC, CPUVCCA AND CPUVSSA RELATIVE R/C MUST NEAR CPU PIN
2. CPUGTLREF RELATIVE R/C MUST NEAR CPU PIN
3. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
4. CPUCOMPO AND CPUCOMPL1 PULLDN MUST NEAR CPU PIN
5. ALL TESTHX PULLUP MUST NEAR CPU PIN
6. AT LEAST 4 BULK CAPACITORS ON BOTH SIDE OF CPU POWER PLANE
7. AT LEAST 32PCS 22U CAP AND 42 .47U CAP AROUND CPU






3 -CPUD[0..63] CPUA[0..63] CPUA[3..35]




SPRINGDALE




GMCHSWING = 1/4 * GMCHVTT

GMCHVREF = 0.63 * (GMCHVTT + COREVCC) / 2

3,4,10,33,34 COREVCC 1.5V PCIRST -CHSVNC PCIRST 10,11,17,20,21,22,25 -CHSVNC 10



SPRINGDALE



AGPSWING = 0.8V +/- 2%

AGPSVREF = 0.35V FOR 8X AGP

AGPSVREF = 0.75V FOR 4X AGP

GMCHHLSWING = 0.8V +/- 2%

GMCHHLVREF = 0.35V +/- 2%

Fixed as 8XAGP

ANALOG RGB/CRT GUIDELINES FOR SPRINGDALE-P

SIGNAL	GUIDELINE
RED, GREEN, BLUE	TIE DIRECTLY TO GND
RED#, GREEN#, BLUE#	TIE DIRECTLY TO GND
VCCA_DAC	TIE DIRECTLY TO GND
VSSA_DAC	TIE DIRECTLY TO GND
VCCA_DPLL	TIE DIRECTLY TO GND
REFSET	TIE DIRECTLY TO GND
DREFCLK	TIE DIRECTLY TO GND
HSYNC	NO CONNECT
VSYNC	NO CONNECT
DDCA_DATA	TIE DIRECTLY TO GND
DDCA_CLK	TIE DIRECTLY TO GND

PLACEMENT NOTICE :

- GMCHSWING, GMCHVREF, GMCHHLSWING, GMCHHLVREF RELATIVE R/C MUST NEAR GMCH PIN
- GMCHCOMP AND AGPRCOMP RELATIVE R/C MUST NEAR GMCH PIN
- GMCHREFSET R/C MUST NEAR GMCH PIN
- GMCHHRCOMP R/C MUST NEAR GMCH PIN
- GMCHBSEL0 AND GMCHBSEL1 MUST NEAR GMCH PIN
- AGPRST R/C MUST NEAR GMCH PIN

PROJECT : NT1
Quanta Computer Inc.

Size Custom Document Number **GMCH(Processor System Bus)** Rev 2A

Date: Monday, April 21, 2003 Sheet 4 of 33

U47C

SDQS_A0	AN11	DDRQSA0
SDQS_A1	AP15	DDRQSA1
SDQS_A2	AP23	DDRQSA2
SDQS_A3	AM30	DDRQSA3
SDQS_A4	AF34	DDRQSA4
SDQS_A5	V34	DDRQSA5
SDQS_A6	M32	DDRQSA6
SDQS_A7	H31	DDRQSA7
SDM_A0	AP12	SDMA0 NC
SDM_A1	AP16	SDMA1 NC
SDM_A2	AM24	SDMA2 NC
SDM_A3	AP30	SDMA3 NC
SDM_A4	AF31	SDMA4 NC
SDM_A5	H33	SDMA5 NC
SDM_A6	M34	SDMA6 NC
SDM_A7	H32	SDMA7 NC
SMAA_A0	AL34	DDRMMA0
SMAA_A1	AL33	DDRMMA1
SMAA_A2	AK29	DDRMMA2
SMAA_A3	AN31	DDRMMA3
SMAA_A4	AL30	DDRMMA4
SMAA_A5	AL26	DDRMMA5
SMAA_A6	AL28	DDRMMA6
SMAA_A7	AN25	DDRMMA7
SMAA_A8	AP26	DDRMMA8
SMAA_A9	AP24	DDRMMA9
SMAA_A10	AL33	DDRMMA10
SMAA_A11	AN23	DDRMMA11
SMAA_A12	AN21	DDRMMA12
SMAB_A1	AL34	DDRMAB1 NC
SMAB_A2	AM34	DDRMAB2 NC
SMAB_A3	AP32	DDRMAB3 NC
SMAB_A4	AP31	DDRMAB4 NC
SMAB_A5	AM26	DDRMAB5 NC
SWE_A#	AB34	-DDRWEA
SCAS_A#	Y34	-DDRCASA
SRAS_A#	AC33	-DDRRASA
SBA_A0	AE33	DDRBAA0
SBA_A1	AH34	DDRBAA1
SCS_A0#	AA34	-DDRCSA0
SCS_A1#	Y31	-DDRCSA1
SCS_A2#	Y32	-DDRCSA2 NC
SCS_A3#	W34	-DDRCSA3 NC
SCKE_A0	AL20	DDRCKEA0
SCKE_A1	AN19	DDRCKEA1
SCKE_A2	AM20	DDRCKEA2 NC
SCKE_A3	AP20	DDRCKEA3 NC
SCMDCLK_A0	AK32	+DIMMCLKA0
SCMDCLK_A0#	AK31	-DIMMCLKA0
SCMDCLK_A1	AP17	+DIMMCLKA1
SCMDCLK_A1#	AN17	-DIMMCLKA1
SCMDCLK_A2	N33	+DIMMCLKA2
SCMDCLK_A2#	N34	-DIMMCLKA2
SCMDCLK_A3	AK33	+DIMMCLKA3 NC
SCMDCLK_A3#	AK34	-DIMMCLKA3 NC
SCMDCLK_A4	AM16	+DIMMCLKA4 NC
SCMDCLK_A4#	AL16	-DIMMCLKA4 NC
SCMDCLK_A5	P31	+DIMMCLKA5 NC
SCMDCLK_A5#	P32	-DIMMCLKA5 NC

SPRINGDALE


3 OF 7

DDR


CHANNEL A

- MEMXREFA E34 SMVREF_A
- MEMXRCOMP AK9 SMXRCOMP
- MEMXRCOMPVOH AN9 SMXRCOMPVOH
- MEMXRCOMPVOL AL9 SMXRCOMPVOL


SPRINGDALE



VALUES STILL NEED VERIFICATION



PLACE RESISTORS WITHIN 1 INCH OF DIMMS



U47D

SDQS_B0	AF15	DDRQSB0
SDQS_B1	AG13	DDRQSB1
SDQS_B2	AG21	DDRQSB2
SDQS_B3	AH27	DDRQSB3
SDQS_B4	AD29	DDRQSB4
SDQS_B5	L30	DDRQSB5
SDQS_B6	U27	DDRQSB6
SDQS_B7	J30	DDRQSB7
SDM_B0	AG15	SDMB0 NC
SDM_B1	AG14	SDMB1 NC
SDM_B2	AE21	SDMB2 NC
SDM_B3	AJ28	SDMB3 NC
SDM_B4	AC31	SDMB4 NC
SDM_B5	U31	SDMB5 NC
SDM_B6	M29	SDMB6 NC
SDM_B7	J31	SDMB7 NC
SMAA_B0	AG31	DDRMAB0
SMAA_B1	AJ31	DDRMAB1
SMAA_B2	AD27	DDRMAB2
SMAA_B3	AE24	DDRMAB3
SMAA_B4	AK27	DDRMAB4
SMAA_B5	AG25	DDRMAB5
SMAA_B6	AL25	DDRMAB6
SMAA_B7	AF21	DDRMAB7
SMAA_B8	AJ22	DDRMAB8
SMAA_B10	AD29	DDRMAB10
SMAA_B11	AL21	DDRMAB11
SMAA_B12	AJ20	DDRMAB12
SMAB_B1	AE27	DDRMAB1 NC
SMAB_B2	AD26	DDRMAB2 NC
SMAB_B3	AL29	DDRMAB3 NC
SMAB_B4	AL27	DDRMAB4 NC
SMAB_B5	AE23	DDRMAB5 NC
SWE_B#	W27	-DDRWEB
SCAS_B#	W31	-DDRCASB
SRAS_B#	W26	-DDRRASB
SBA_B0	Y25	DDRBAB0
SBA_B1	AA25	DDRBAB1
SCS_B0#	U26	-DDRCB0
SCS_B1#	T29	-DDRCB1
SCS_B2#	V25	-DDRCB2 NC
SCS_B3#	W25	-DDRCB3 NC
SCKE_B0	AK19	DDRCKEB0
SCKE_B1	AF19	DDRCKEB1
SCKE_B2	AG19	DDRCKEB2 NC
SCKE_B3	AE18	DDRCKEB3 NC
SCMDCLK_B0	AG29	+DIMMCLKB0
SCMDCLK_B0#	AG30	-DIMMCLKB0
SCMDCLK_B1	AF17	+DIMMCLKB1
SCMDCLK_B1#	AG17	-DIMMCLKB1
SCMDCLK_B2	N27	+DIMMCLKB2
SCMDCLK_B2#	N26	-DIMMCLKB2
SCMDCLK_B3	AJ30	+DIMMCLKB3 NC
SCMDCLK_B3#	AH29	-DIMMCLKB3 NC
SCMDCLK_B4	AK15	+DIMMCLKB4 NC
SCMDCLK_B4#	AL15	-DIMMCLKB4 NC
SCMDCLK_B5	N31	+DIMMCLKB5 NC
SCMDCLK_B5#	N30	-DIMMCLKB5 NC

SPRINGDALE


4 OF 7

DDR


CHANNEL B

- MEMXREFB AP9 SMVREF_B
- MEMXRCOMP AA33 SMXRCOMP
- MEMXRCOMPVOH R34 SMXRCOMPVOH
- MEMXRCOMPVOL R33 SMXRCOMPVOL


SPRINGDALE



VALUES STILL NEED VERIFICATION



PLACE RESISTORS WITHIN 1 INCH OF DIMMS




+DIMMCLKA[0..2]	8
-DIMMCLKA[0..2]	8
DDRMMA[0..12]	8
DDRBAA[0..1]	8
DDRQSA[0..7]	8
-DDRCSA[0..1]	8
DDRCFA[0..1]	8
-DDRRASA	8
-DDRCASA	8
-DDRWEA	8
+DIMMCLKB[0..2]	8
-DIMMCLKB[0..2]	8
DDRMAB[0..12]	8
DDRBAB[0..1]	8
DDRQSB[0..7]	8
-DDRCB[0..1]	8
DDRCKEB[0..1]	8
-DDRRASB	8
-DDRCASB	8
-DDRWEB	8
2.55VSUS	7,8,16,32

PLACEMENT NOTICE :

- MEMXRCOMP AND MEMXRCOMP RELATIVE R/C MUST NEAT GMCH PIN
- MEMXRCOMPVOH AND MEMXRCOMPVOL RELATIVE R/C MUST NEAT GMCH PIN
- MEMVREFA AND MEMVREFB RELATIVE R/C MUST NEAT GMCH PIN

PROJECT : NT1
Quanta Computer Inc.


Size Custom Document Number **GMCH DDR CHANNEL A** Rev 1A
 Date: Monday, April 21, 2003 Sheet 5 of 33



PROJECT : NT1
Quanta Computer Inc.

Size Custom Document Number **GMCH(DDR & B)** Rev 1A

Date: Monday, April 21, 2003 Sheet 6 of 33




PLACEMENT NOTICE :

1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. MEMVREF RELATIVE R/C IN MIDDLE OF TWO DIMM AND ONE CAP FOR EACH DIMM
3. AT LEAST ONE CAP ON 1.275V FOR ONE TERMINATOR RESISTOR ARRAY
4. TERMINATOR SIGNAL SHOULD BASED ON DIMM TO ARRANGE APPROPRIATE

PROJECT : NT1
Quanta Computer Inc.

Size Custom Document Number Rev 1A
System DRAM Expansion(200P-DDR_SODIMM)

Date: Monday, April 21, 2003 Sheet 7 of 33




CONFIRM IDSEL, INT, REQ/GNT


17,18,20,21,22	-STOP	-STOP	AD0..31	AD0..31	17,18,20,21,22
17,18,20,21,22	PAR	-PERR	-CBEO[3]	-CBEO[3]	17,18,20,21,22
17,18,20,21,22	-PERR	-PERR	-FRAME	-FRAME	17,18,20,21,22
17,18	-PLOCK	-PLOCK	-IRDY	-IRDY	17,18,20,21,22
17,18,20,21,22	-SERR	-SERR	-TRDY	-TRDY	17,18,20,21,22
17,18,20,21,22	-DEVSEL	-DEVSEL	3V	3,4,7,10,11,12,13,16,17,18,19,20,21,22,24,25,28,30,31,33	
17,18,25	SERIRQ	SERIRQ	-PCIRST	-PCIRST	5,10,11,17,20,21,22,25
			-PME	-PME	10,17,20,21,22

PCI MODULE PROT FOR INTERSHEET

CPU LEGACY Pullups





HUB LINK SWING/REF



PLACEMENT NOTICE :


- 1. ICHHLVREF AND ICHHLSWING RELATIVE R/C MUST NEAR ICH PIN
- 2. USB48MC AND ICHPCLKR/C MUST NEAR ICH PIN
- 3. ICHCLK66C R/C MUST NEAR ICH PIN
- 4. SATABIAS, ICHRCOMP AND USBBIAS R MUST NEAR ICH PIN
- 5. SATA RESERVED R NEAR ICH AS CLOSE AS POSSIBLE






PLACEMENT NOTICE :

- ONE BYPASS CAP FOR EACH ICH PIN IF POSSIBLE
- RTC XTAL MUST NEAR ICH
- PUT RTC BAT CIRCUIT AS A GROUP
- REF5VSUS AND REF5V R/C/D NEAR ICH PIN



- DESIGN CHECK LIST :**
- CLASSIFY THE POWER PLANE FOR PMU AND GPIO PIN
 - CLASSIFY GPI AND GPO PIN
 - COMMON PIN FOR PMU INPUT: -PME, BATLOW, -RI, -WAKESCI, RUNSCI, KBSMI AND -DNBSWON
 - USUALLY USED GPIO PIN : DISPON, CRTSENSE, SPKOFF
 - USUALLY USED CLK CONTRL PIN : -CPUSTP, -PCISTP, -SUSA AND -SUSSTAT
 - AGP PMU PIN : -AGPBUSY AND -STPAGP
 - CHECK -PCIRST BUFFERAND PWROK SIGNAL
 - CHECK -RSMRST CIRCUIT



GPIO	Default State	USAGE
0	PD	SS Control?
1	PD	Hot plug/unplug?
2	PD	PANEL Backlight ON
3	PD	PANEL Power ON
4	PD	?
5	PU	SS Control?
6	PU	HW Suspend?
7	PU	Dynamic NVDD voltage
8	PU	Thermal monitor
9	PU	?

CHIP	GPIO7=1	GPIO7=0
NV18M	1.20V+50mV	1.0V+50mV
NV31M	1.0V+50mV	0.95V+50mV

PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	NV18M/NV31M HOST/VIDEO	Rev 2A
Date: Monday, April 21, 2003	Sheet	10 of 33	

15X4 For NV31M(over 300MHz)

15X4 For NV31M(over 300MHz)

Pinout table for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

Pinout table for FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

Pinout table for FBAD0-FBAD35, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

Pinout table for FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9, FBADQ0-FBADQ6, FBADQ7-FBADQ9.

Pinout table for MFBCD0-MFBCD35, MFBCDQ0-MFBCDQ6, MFBCDQ7-MFBCDQ9, MFBCDQ0-MFBCDQ6, MFBCDQ7-MFBCDQ9, MFBCDQ0-MFBCDQ6, MFBCDQ7-MFBCDQ9.

Pinout table for MFBCDQ0-MFBCDQ6, MFBCDQ7-MFBCDQ9, MFBCDQ0-MFBCDQ6, MFBCDQ7-MFBCDQ9, MFBCDQ0-MFBCDQ6, MFBCDQ7-MFBCDQ9.








Pinout table for FBCD0-FBCD35, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9.

Pinout table for FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9.

Pinout table for FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9.




Pinout table for FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9, FBCDQ0-FBCDQ6, FBCDQ7-FBCDQ9.

SWAP FOR 8X32M TYPE / NV18M Only



PROJECT : NT1 Quanta Computer Inc. Rev 1A. Date: Monday, April 21, 2003. Sheet 11 of 33.

---Place close to GPU---



Strapping

STRAP0	PCI_AD_SWAP
0	REVERSED
1	NORMAL (Default)

STRAP1	SUB_VENDOR
0	SYSTEM BIOS (Default)
1	ADAPTER

VIPD6.2	CRYSTAL
00	13.5MHz
01	14.318MHz
10	27MHz (Default)
11	Unknown

DACB_HSYNC_VSYNC	TVMODE
00	SECAM
01 (Default)	NTSC
10	PAL
11	VGA

DVOD9	AGP 8x/4x
0	8X (Default)
1	4X

VIPD7	AGP SideBand
0	enabled (Default)
1	disabled

DVOD8	AGP FastWrite
0	enabled (Default)
1	disabled

DVOHSYNC VIPD3,5,4	PCI_DEVID
(Default) 0110 0x6	NV18M
0001 0x7	NV18M-Pro
0000 0xA	NV31M
0001 0xB	NV31M-Pro
0001 0xC	NV31GLM
0001 0xE	NV31GLM-Pro

VIPHCTL	BUS_TYPE
0	PCI
1	AGP (Default)

ROMA15,14	ROM_TYPE
00 (Default)	Parallel
01	Serial AT25F
10	Serial SST45VF
11	Serial future use

LCD ID	See Page15
--------	------------




STRAP2,DVOD2	RAM_CFG
STRAP3, DVOD3,	
VGAVSYNC,	
VGASVSYNC	

BOM_1B




PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	NV18M/NV31M PWR & STRAPPING	
Date: Monday, April 21, 2003	Sheet 12 of 33	


VGA DDR MEMORY A




VGA DDR MEMORY B



PROJECT : NT1
Quanta Computer Inc.
Date: Monday, April 21, 2003
Sheet 13 of 33
Rev 1A




CRT PORT



Place close together


CRTVSYNC	C25	1	2	22P
CRTHSYNC	C23	1	2	22P
CRTDDCLK	C26	1	2	22P
CRTDDCDATA	C21	1	2	22P
CRTRED	C20	1	2	10P
CRTGREEN	C22	1	2	10P
CRTBLUE	C24	1	2	10P
VGARED	C29	1	2	10P
VGAGREEN	C47	1	2	10P
VGABLUE	C48	1	2	10P
VGARED	R5	1	2	75/F
VGAGREEN	R8	1	2	75/F
VGABLUE	R9	1	2	75/F

DDCDATA	R21	1	2	2.2K
DDCLK	R26	1	2	2.2K
CRTDDCLK	R4	1	2	2.2K
CRTDDCDATA	R7	1	2	2.2K



TVCHROMA	C37	1	2	270P
TVLUMA	C30	1	2	270P
TVCOMP	C38	1	2	270P
CROMA	C27	1	2	330P
LUMA	C1	1	2	330P
COMP	C28	1	2	330P
TVCHROMA	R10	1	2	75/F
TVLUMA	R1	1	2	75/F
TVCOMP	R11	1	2	75/F

NV18M/NV31M GND



GROUND



G9	NC	VGAVTT0	T18
G12	NC	VGAVTT1	T16
G15	NC	VGAVTT2	T37
G16	NC	VGAVTT3	T23
G19	NC	VGAVTT4	T21
G22	NC	VGAVTT5	T32
G24	NC	VGAVTT6	T38
G25	NC	VGAVTT7	T38
G26	NC	VGAVTT8	T48
G27	NC	VGAVTT9	T48
G28	NC	VGAVTT10	T56
G29	NC	VGAVTT11	T60
G30	NC	VGAVTT12	T116
G31	NC	VGAVTT13	T152
G32	NC	VGAVTT14	T35
G33	NC	VGAVTT15	T50
G34	NC	VGAVTT16	T46

PROJECT : NT1
Quanta Computer Inc.

Size Custom Document Number Rev 1A
CRT & TV-OUT , VGA GND

Date: Monday, April 21, 2003 Sheet 14 of 33

BACKLIGHT CONTROL






-LID : from hardware control
 BLOW : from VGA CHIP control
 DISP_ON : from ICH5 control

LCDBLON = 1 : LCD BACKLIGHT ON
 LCDBLON = 0 : LCD BACKLIGHT OFF


PANEL

ID: PANEL_ID3 PANEL_ID2 PANEL_ID1 PANEL_ID0
 ID3 17" WXGA 0 0 0 1




TOPANEA L

VGA DDR POWER




PANEL VCC CONTROL



PROJECT : NT1
Quanta Computer Inc.


Size Custom	Document Number	PANEL I/F	Rev 2A
Date: Monday, April 21, 2003	Sheet 15	of 33	

CARDBUS CONTROLLER - CB710(PCI I/F , CB I/F , Memorystick I/F)



- DESIGN CHECK LIST :**
1. CONFIRM PCMCIA POWER PLANEIDSEL,INT,REQ/GNT
 2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLOCK, -CLKRUN, PCMSPK AND RESET PIN
 3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
 4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATVE

- PLACEMENT NOTICE :**
1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
 2. PCMPCLKR, SKTAPCLKR, SCCLKR, SDCLKR AND MSCLKR MUST NEAR PCMCIA CHIP
(Layout placement R near CB710 and C near socket)




(Don't support PCMCIA S3 Ring-in Wakeup)

PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	CARD BUS CB-710	Rev 1A
Date:	Monday, April 21, 2003	Sheet	16 of 33

CARBUS CONTROLLER - CB1410




DESIGN CHECK LIST :

1. CONFIRM PCMCIA POWER PLANEIDSEL,INT,REQ/GNT
2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLK, -CLKRUN, PCMSPK AND RESET PIN
3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATIVE

PLACEMENT NOTICE :


1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. PCMPCLK, SKTAPCLK, SCCLK, SDCLK AND MSCLK MUST NEAR PCMCIA CHIP
(Layout placement R near T11410 and C near socket)
(when placing the series damping resistor , it is recommended to keep the stub less than 1 cm in length)





PROJECT : N1
Quanta Computer Inc.

Size Custom	Document Number	CARD BUS ENE1410	Rev 1A
Date: Monday, April 21, 2003		Sheet 17 of 33	


CN18




**CARDBUS SLOT
FOX=WZ21131-G2**








4-IN-1 MEDIA BAY



IRLML5103
Rds (on) = 0.6




System can choice just support 3.3V SM card only.or use CP2211 to switch 3.3V & 5V



PROJECT : NT1
Quanta Computer Inc.


Size Custom	Document Number	CARD BUS SLOT	Rev 2A
Date: Monday, April 21, 2003	Sheet	18	of 33

1394 (FIREWIRE)



CONFIRM IDSEL, INT, REQ/GNT

PRIMARY 1394 PORT




DESIGN CHECK LIST :

1. CONFIRM 1394 POWER PLANE, IDSEL, INT, REQ/GNT
2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLK, -CLKR, PCMSPK AND RESET PIN
3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATE

PLACEMENT NOTICE :



1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. PCMPCLKC RELATIVE R/C MUST NEAR 1394 CHIP
3. 1394PLVCC-T20W MUST NEAR 1394 CHIP
4. ALL 1394 TERMINATOR R/C MUST NEAR 1394 CHIP
5. 1394R0 AND 1394 R1 MUST NEAR 1394 CHIP
6. XTAL AND CAP MUST NEAR 1394 CHIP
7. 1394REG1 AND 1394REQ2 CAP MUST NEAR 1394 CHIP
8. 1394F0 AND 1394F1 CAP MUST NEAR 1394 CHIP



* CardBUS not support Ring-in Wake up
 * Disable USB/LAN/Modem power for S3 mode need one week life
 * Modem S3 Wakeup

PROJECT : NT1
Quanta Computer Inc.

Size: Document Number
 Custom: TSB43AB21 (1394)
 Date: Monday, April 21, 2003 Sheet 19 of 33 Rev 1A




- DESIGN CHECK LIST :**
1. CONFIRM LAN POWER PLANE, IDSEL, INT, REQ/GNT
 2. CHECK CONNECTION OF -SUSPCM, -PME, -RI, -PCLOCK, -CLKRUN, PCMSPK AND RESET PIN
 3. MAKE SURE ALL ABOVE PINS MAKE NO LEAKAGE CURRENT
 4. CHECK IF ALL STRAPPED PIN CONNECT APPROPRIATE

- PLACEMENT NOTICE :**
1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
 2. LANPCLK RELATIVE R/C MUST NEAR LAN CHIP
 3. LAN2.5V REGULATOR MUST NEAR LAN CHIP
 4. +/-LANPHYRX, +/-LANPHYTX RELATIVE R/C MUST NEAR ????
 5. +/-LANRX, +/-LANRX RELATIVE R/C TERMINATOR MUST NEAR ????
 6. LAN TRANSFORMER RELATIVE TERMINATOR MUST NEAR ????
 7. MODEM TIP AND RING SIGNAL MUST HAVE AT LEAST 2.54 ISOLATION
 8. XTAL AND ITS CAP MUST NEAR LAN CHIP
 9. LAN3V RELATIVE L/C MUST NEAR LAN CHIP

the crystal should be placed far away from I/O ports, important or high frequency signal traces (Tx, Rx, power)

(Don't support LAN S5 WOL)




PROJECT : NT1
Quanta Computer Inc.

Size Custom Document Number
LAN interface RTL8101


Date: Monday, April 21, 2003 Sheet 20 of 33

Rev 2A

(Don't support AC-LINK)




CABLE DOCK



PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	MINI-PCI	Rev 1A
Date: Monday, April 21, 2003	Sheet	21	of 33



The AMC20493-001 modem is used for mother board family MBAMC20493-001.

C970 & C982 must be placed near pins 7 (PWR+) and 6 (AGND).
 C926 must be placed near pin 26 (CLK).
 C928, C930 and C972 C930 must be placed near have max. pins 2 (AVdd) and 6 ESR of (AGND).

C922 and C924 must be Y3 type Capacitors for Nordic Countries only. Circuit traces for C922 and C924 should be less than 2 inches.

C944, C974 and C976 must be placed near pins 3 (Vc) and 4 (VRef).


C940 must have max. ESR of 2-ohms

Layout trace short.

PROJECT : NT1
Quanta Computer Inc.


Size	Document Number	Rev
	AC97 CODEC	2A
Date:	Monday, April 21, 2003	Sheet 22 of 33

AUDIO AMPLIFIER



TPA0312

HEADPHONE




INT. SPEAKER


CD/PHONE INPUT & MONOOUT

5VAMP REGULATOR



PLACE 5VAMP RELATIVE COMPONENT AS GROUT AND PUT BULK CAP NEAR OUTPUT




3VAUD REGULATOR



BATLOW WARNING TONE/PCSPK/PCMSPK GLUE LOGIC





EXT MIC




PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO AMP, HEADPHONE & SPEAKER	1A
Date:	Monday, April 21, 2003	Sheet 23 of 33



PLACEMENT NOTICE :



1. IDEALLY, PLACE 1 CAP PER POWER PIN AND BASED ON REAL CASE TO REDUCE.
2. SIOPCLK RELATIVE R/C MUST NEAR SIO CHIP
3. 3243V+/- CAP MUST NEAR 3243 CHIP
4. IRVCC, IRDPR AND IRGND RELATIVE R/C MUST NEAR IR MODULE
5. COM AND PARALLEL PORT RELATIVE R/C MUST NEAR CONNECTOR
6. FDD PULLUP MUST NEAR FDD CONNECTOR




PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	SIO PC87391	Rev 1A
Date:	Monday, April 21, 2003	Sheet	24 of 33


ODD CONNECTOR





FAN1 OUT CONNECTOR




FAN2 OUT CONNECTOR



HDD CONNECTOR







FAN3 OUT CONNECTOR







PLACEMENT NOTICE :

1. PUT THE BYPASS CAP AND INDUCTOR NEAR THE HDD AND ODD CONNECTOR
2. ALL DAMPING RESISTORS SHOULD NEAR ODD AND HDD CONNECTOR RESPECTIVELY
3. ALL PULLUP AND PULLDN SHOULD NEAR THE CONNECTOR
4. ALL IDE TRACE SHOULD KEEP 5:1.5 ID POSSIBLE AND 5:1.0 IS MINIMUM REQUIREMENT




PLACEMENT NOTICE :


1. ALL USB PORT RELATIVE R/C/L MUST NEAR USB CONNECTOR
2. place the common-mode choke as close as possible to the connector pins
3. max trace length mismatch between usb 2.0 signal pair should be no greater than 150 mils






PLACEMENT NOTICE :




GPIO DECODER LOGIC 570 INPUT PORT



570 OUTPUT PORT






TOUCH PAD



PROJECT : NT1
Quanta Computer Inc.


Size Custom	Document Number	USB & 570 I/O	Rev 1A
Date: Monday, April 21, 2003	Sheet	26 of 33	








PROJECT : NT1
Quanta Computer Inc.

Size Custom	Document Number	BATTERY CHARGER	Rev 2A
Date: Monday, April 21, 2003	Sheet	28 of 33	






(17A)





(6A)



(1.6A)

Set the 2.55VSUS
 $(1+PR90/PR91) * 0.5 = 2.56V$






1. When mode control signal is high/ low, the VR will operate to Northwood/ Prescott load line.
2. VID5(12.5) should be pulled high, when the VR operates to Northwood load line.

NTC Linearization Network for load-line compensation

FOR PRESCOTT BOOTSELECT = HI
FOR NORTHWOOD BOOTSELECT = LOW

		PROJECT : NT1 Quanta Computer Inc.	
		Size Custom	Document Number
Date: Monday, April 21, 2003		Sheet	32 of 33



PROJECT : NT1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CORE VCC POWER TRAIN	2A
Date:	Monday, April 21, 2003	Sheet 33 of 33

www.s-manuals.com