



# DELL Inspiron 1501 / PP23LA / DA0FX2MBAD7

REV: D




## INDEX

Page	Description
1	BLOCK DIAGRAM
2	FRONT PAGE
3	ATHLON64 HT I/F
4	ATHLON64 DDRII MEMORY
5	ATHLON64 CTRL & DEBUG
6	ATHLON64 PWR & GND
7	DDRII SODIMMX2
8	DDRII TERMINATION
9	RS485-HT LINK0 I/F
10	RS485-PCIE LINK I/F
11	RS485-LVDS
12	RS485-POWER
13	CLOCK GENERATOR
14	SB600M-PCIE/PCI/LPC
15	SB600M ACPI/USB/AC97
16	SB600M HDD/POWER
17	SB600M STRAPS
18	LCD CONN
19	CRT
20	5C832/PCI
21	CARD READER
22	CARD READER CONN
23	SATA HDD & PATA ODD
24	MINI Card
25	MINI Card
26	MDC CONN
27	PC97551 & FLASH
28	USB
29	EMI & Screw hole
30	SWITCH & TP & LED
31	Azelia CODEC
32	AUDIO CONN
33	LAN(BCM4401)
34	LAN JACK
35	KB & THERMAL & FAN
36	CHARGER (MAX8731)
37	VHCORE (MAX8774)
38	SYSTEM (MAX8734)
39	VCCP & DDR2 (MAX8743)
40	RUN POWER SW
41	DCIN,Batt
42	MINI PCI(for debug)
43	Power On Sequence
44	Power On Diagram
45	SMBUS BLOCK




# PROCESSOR HYPERTRANSPORT INTERFACE

VLDT\_Ax AND VLDT\_Bx ARE CONNECTED TO THE LDT\_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1 Processor Socket



## LAYOUT: Place bypass cap on topside of board



NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS PLACE CLOSE TO VLDT0 POWER PINS




Title		
ATHLON64 HT I/F		
Size	Document Number	Rev
	FX2	1A
Date:	Friday, May 05, 2006	Sheet 3 of 47




# ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.


## CPU\_VDDA\_RUN




If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300-Ω (±5%) pulldown to VSS.



for CPU rev.F, if for rev.G, populate R7,R9,R23,R24 and depopulate R10




R14 close U1 within 600 mil, C30 & C31 close U1 within 1250 mil




change for SB600 from SB460

R527 can be used for EMI verifying, place close to CPU




0428 - depopulate R24 & Q2, because AMD Errata 141 "PROCHOT\_L should not be used as an output from the processor"

SB this pin is 3.3V, need it level-shift.



delete ED5\_H\_THERMTRIP# circuit




delete ED5 thermal sensor

place them to CPU within 1"


To Power

for +1.8V\_SUS feedback




AMD NPT S1 SOCKET Processor Socket

change TEST 12/14/15/20/22/24/27 to be NC pin without pull up or pull down



If no use which Net need pull-up or down




PSI\_L is a Power Status Indicator signal. This signal is asserted when the processor is in a low powerstate. PSI\_L should be connected to the power supply controller, if the controller supports "skipmode, or diode emulation mode". PSI\_L is asserted by the processor during the C3 and S1 states.





ROUTE AS 80 Ohm DIFFERENTIAL PAIR PLACE IT CLOSE TO CPU WITHIN 1"

MISC


AMD NPT S1 SOCKET Processor Socket

add HDT connector for debug convenience





# PROCESSOR POWER AND GROUND




**QUANTA  
COMPUTER**

Title: ATHLON64 PWR & GND

Size: FX2 Document Number: Rev 1A

Date: Thursday, May 04, 2006 Sheet 6 of 47

1. Change DDR2 socket(P/N, Description, footprint, part reference, value)  
 2. swap DDR2 trace as "fx2\_swap-0412 & "e0788.1104a\_swap-0422"





**QUANTA COMPUTER**

Title: **DDRII SODIMMx2**

Size: **Document Number FX2** Rev: **1A**

Date: **Friday, May 05, 2006** Sheet: **7 of 47**







RTT termination changed from 56 ohm to 47 ohm as AMD suggestion

Title: DDRII TERMINATION  
 Size: Document Number FX2 Rev 1A  
 Date: Friday, May 05, 2006 Sheet 8 of 47






Title		
RS485-HT LINK0 I/F		
Size	Document Number	Rev
	FX2	1A
Date:	Friday, May 05, 2006	Sheet 9 of 47




reserve more 14 Cap. between +0.9V\_DDR\_VTT & +1.8V\_SUS







Place these caps close to connector

delete PCIE signal, original LAN & Mini Card of ED5




R93: 10KOhm FOR RS485  
1.47KOhm FOR RS690  
R92: 8.25KOhm FOR RS485  
DNI FOR RS690


R95: 150 Ohm FOR RS485  
562 Ohm FOR RS690  
R94: Ward update to 100 Ohm FOR RS485  
2KOhm FOR RS690



**LOAD\_ROM#: LOAD ROM STRAP ENABLE**  
 High, LOAD ROM STRAP DISABLE  
 Low, LOAD ROM STRAP ENABLE






external trace become to internal trace



	RS485	RS690
OSCOUT(A11)	OSCOUT	PLLVDD12
DVO_D0(AD14)	DVO_D0	GPP_TX4P
DVO_D1(AD15)	DVO_D1	GPP_TX4N
DVO_D3(AD16)	DVO_D3	GPP_RX4P
DVO_D4(AE16)	DVO_D4	GPP_RX4N
DVO_D7(AE19)	DVO_D7	GPP_TX5N
DVO_D8(AD19)	DVO_D8	GPP_TX5P
DVO_D9(AE20)	DVO_D9	GPP_RX5N
DVO_D10(AD20)	DVO_D10	GPP_RX5P

0504 : change "FPBACK\_EN" from connected with "LVDS\_BLEN" directly to connected with "LVDS\_BLON" by a AND gate



**QUANTA COMPUTER**


Title: RS485-LVDS

Size: Document Number FX2


Date: Friday, May 05, 2006

Sheet 11 of 47

Rev 1A



SUGGEST REMOVE L11 BEAD SAME AS CPU  
 1.2 PLAN FSB UNDER THIS PLAN





**NB RS485 POWER STATES**


Power Signal	S0	S1	S3	S4/S5	G3
VDDHT	ON	ON	OFF	OFF	OFF
VDDR	ON	ON	OFF	OFF	OFF
VDD18	ON	ON	OFF	OFF	OFF
VDDC	ON	ON	OFF	OFF	OFF
VDDA18	ON	ON	OFF	OFF	OFF
VDDA12	ON	ON	OFF	OFF	OFF
AVDD	ON	ON	OFF	OFF	OFF
AVDDDI	ON	ON	OFF	OFF	OFF
PLLVD	ON	ON	OFF	OFF	OFF
HTPVDD	ON	ON	OFF	OFF	OFF
VDDR3	ON	ON	OFF	OFF	OFF
LPVDD	ON	ON	OFF	OFF	OFF
LVDDR18D	ON	ON	OFF	OFF	OFF
LVDDR18A	ON	ON	OFF	OFF	OFF

QUANTA  
COMPUTER

Title: RS485-POWER  
 Size: Document Number FX2  
 Date: Thursday, May 04, 2006  
 Sheet: 12 of 47  
 Rev: 1A




- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800
- 2- PUT DECOUPLING CAPS CLOSE TO Clock Gen.POWER PIN



(27) CLK\_RESET\_IN#


042B : add "CLK\_RESET\_IN#" connected to EC GPIO for CLK enable as ATI suggestion



EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock



CLKREQA# CONTROL SRC5,6,7  
 CLKREQB# CONTROL SRC2,3,4, ATIG3  
 CLKREQC# CONTROL SRC0,1,ATIG0/1/2

# QUANTA COMPUTER






---

Title: **CLOCK GENERATOR**

Size: FX2	Document Number: FX2
Date: Friday, May 05, 2006	Sheet: 13 of 47






Rev 1A

SB CALIBRATION RESISTOR VALUE		
BALL	SB600	SB460
CALRP	562 OHM 1%	150 OHM 1%
CALRN	2.05K 1%	150 OHM 1%
CALI	0 ohm	4.12K 1%



0503 : pull down for SB600 , reserve R229 connected to +3.3V\_RUN

H\_DPSLP# should be put down , reserve R229 for verifying




**QUANTA COMPUTER**

Title: SB600M-PCIE/PCI/LPC

Size: Document Number FX2 Rev 1A

Date: Friday, May 05, 2006 Sheet 14 of 47







USB power use S3 power, But Over current signal datasheet is S5 only, But ATI FAE say use S3 is ok

USB0: USB CNN  
 USB1: Card reader  
 USB2: USB CNN  
 USB3:  
 USB4: USB CNN  
 USB5: MINI CARD  
 USB6: USB CNN  
 USB7:

**USB power**





BID3 (GPIO9)	BID2 (GPIO8)	BID1 (GPIO7)	BID0 (GPIO5)	Board Revision
0	0	0	0	SST
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	1	0	
0	1	1	1	
1	0	0	0	









SB600 has 15K internal PD for AC\_SDOUT  
 15K internal PU for RTC\_CLK  
 ,External PU/PD is not required.



## REQUIRED STRAPS

	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCLK_MINI	PCLK_591
					PCI_CLK0	PCI_CLK1
<b>PULL HIGH</b>	USE DEBUG STRAPS <i>DEFAULT</i>	INTERNAL RTC <i>DEFAULT</i>	USE INT. PLL48 <i>DEFAULT</i>	CPU IF=K8 <i>DEFAULT</i>	H, H = PCI ROM H, L = SPI ROM	
<b>PULL LOW</b>	IGNORE DEBUG STRAPS <i>DEFAULT</i>	EXTERNAL RTC	USE EXT. 48MHZ	CPU IF=P4	L, H = LPC ROM L, L = FWH ROM	<i>DEFAULT</i>



SB600 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]

## DEBUG STRAPS

	PBACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE LONG RESET <i>DEFAULT</i>	Use Long Reset <i>DEFAULT</i>	USE PCI PLL <i>DEFAULT</i>	USE ACPI BCLK <i>DEFAULT</i>	USE IDE PLL <i>DEFAULT</i>	USE DEFAULT PCIE STRAPS <i>DEFAULT</i>	boot fail time disabled <i>DEFAULT</i>
<b>PULL LOW</b>	USE SHORT RESET	Use Short Reset	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	boot fail time enabled

SB460 Only

SB600 Only

SB600 Only





Title SB600M STRAPS		
Size FX2	Document Number FX2	Rev 1A
Date: Friday, May 05, 2006	Sheet 17	of 47












VGA is kept as FMI's solution.  
 Page 6 has some change for DDCLK & DDCDAT.



Place All of those  
 Inductors Caps close  
 to JVG1 <200 mils




delete Svideo for defeature



— change name for ED5  
— copy ED5 to FX2  
— Waiting to check




Waiting to check  
 LINK SB460  
 SERIRQ PIN  
 PCLK\_PCM




DO NOT INSERT SD/MMC SIMULTANEOUSLY.

changed for SD/MMC/SDIO only





### 3 IN 1 CARD READER

For SD/MS power






# SATA HDD



Place close to HDD Conn.  
Length match SATA\_C\_RX0- & SATA\_C\_RX0+ within 20mils.





SATA drive vendors will use only 5V supply from the system and will derive 3.3V on the drive. If drive power goals are not achieved, drive vendors will use both 5V and 3.3V supplies from the system. Initial power saving using 3.3V from system is less than 5%.

Power Estimate:  
SATA drive power consumption estimate at MobileMark is 1.1W. An additional 150mW can be saved using Intel's IMST driver.






- change name for ED5
- copy ED5 to FX2
- Waiting to check

0502 : reserve L66 for current measurement , can be removed and short directly after RTS ; and change +5V\_RUN to +5V\_ODD for ODD side power



# PATA ODD




**QUANTA  
COMPUTER**







Title: SATA HDD & PATA ODD

Size: Document Number FX2	Rev 1A
Date: Friday, May 05, 2006	Sheet: 23 of 47

# MINI CARD



- change name for ED5
- copy ED5 to FX2
- Waiting to check




**QUANTA  
COMPUTER**

Title: MINI Card

Size: FX2	Document Number: FX2	Rev: 1A
-----------	----------------------	---------

Date: Friday, May 05, 2006      Sheet: 24 of 47





# Express Card




- change name for ED5
- copy ED5 to FX2
- Waiting to check

NEW CARD GUIDE POST  
TOP side.

swap traces as "fx2\_swap-0412"






+1.5V\_CARD Max. 650mA, Average 500mA  
+3V\_CARD Max. 1300mA, Average 1000mA



+1.5V\_CARD Max. 650mA, Average 500mA  
+3V\_CARD Max. 1300mA, Average 1000mA

PCI-Express TX and RX direct to connector





0427 : change from only net name to symbol "power point"


# MDC INTERFACE

## MDC Layout Notes

1. Tip and Ring trace width = 25 mils
2. Spacing between Tip and Ring = 25 mils
3. Tip and Ring connector pitch = 25 mils
4. Keep out area from Tip and Ring to other signals = 100 mils
5. Power and Ground minimum trace width to connector = 20 mils
6. Route Tip and Ring on one layer only (top or bottom)
7. Modem internal cable wire size = 26 AWG (stranded or twisted pair wire)

- change name for ED5
- copy ED5 to FX2
- Waiting to check





I/O Address

BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL) +1
1 1	Reserved	

delete pull up circuit of RF\_SW#, TV\_SENSE#\_D, MONITOR\_PLUG#

Instant on power switch input only

PBAT\_SMBCLK/DAT : Charger, Battery MBCLK/DATA : LCD, Password, CPU internal thermal diode

delete PLCC32 connector



EC & FLASH ROM


HWP1\_8V ==> NB\_PWRGD ==> EC\_PWRGD  
 NORTH BRIDGE SOUTH BRIDGE

FOR 97551 ONLY





8Mbit (1M Byte), SPI





- change name for ED5
- copy ED5 to FX2
- Waiting to check




Place ESD diodes as close as USB connector.






add for EMI suggestion , 0502 : swap P0/P2 traces as "fx2-swap-0502"






change footprint from "H-C315D98P2-4" to "H-C217D98P2-8".



0502 : reserve 20 pcs of 4700pF stitching Cap. from +1.8V\_SUS to GND for EMI concern











**QUANTA COMPUTER**

Title: EMI & Screw hole



Size: FX2 Document Number: Rev 1A

Date: Friday, May 05, 2006 Sheet 29 of 47







— change name for ED5  
 — copy ED5 to FX2  
 — Waiting to check



FM1 media board changed to TP only as DM5





0502 : reserve L67 for current measurement , can be removed and short directly after RTS

Reserved R463 of HP\_NB\_SENSE per ref schematic.

name change as ED5

SDIN Res is 33 on FM1 , 22 on ED5 !!

Deleted caused by S-video defeature

name change from SPKR to PCSPK as ED5.


name change as ED5


check EC for GPIO connection.

Check with BIOS team

GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB








These three pin LINK\_LED10#, LINK\_LED100#, ACT\_LED are open-drain type.

change name for ED5  
 copy ED5 to FX2  
 Waiting to check




**QUANTA COMPUTER**


File: LAN(BCM4401)


Size	Document Number	Rev
	FX2	1A

Date: Friday, May 05, 2006 Sheet 33 of 47





- change name for ED5
- copy ED5 to FX2
- Waiting to check
- copy DM5 to FX2






Notes:  
 $V_{set} = (T_p - 70) / 21$   
 $3.3 * (R_{543} / R_{542} + R_{543}) = (T_p - 70) / 21$   
 Where  $T_p = 70$  to 101 degree C  
 Set trip point = 85 degree C  
 $V_{set} = (85 - 70) / 16 = 0.625 V$   
 Guardian II temp-tolerance = +/- 3 degree C

as FM1 keyboard matrix & "e0788.1104a\_swap-0422"



0427 : change Q54 from 2N7002W-7-F to 3904 ; C672 from .1U/10V/0402 to .1U/50V/0603 as voltage level & timing concern





**TABLE 1**

ADAPTER (W)	TRIP CURRENT (A)	PR20	PR25	PR26	**PR23
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K

\*\*PR23 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adapter.


For GPRS immunity place as close to the IC as possible

**QUANTA COMPUTER**

Title: CHARGER (MAX8731)

Size: FX2	Document Number: 2005/4/21	Rev: 1A
-----------	----------------------------	---------

Date: 2005/4/21 Sheet 36 of 47



PR67 is reserved for AMD Earthshine load tool during validation and testing






PR67 is reserved for AMD Earthshine load tool during validation and testing


D5	D4	D3	D2	D1	D0	Output	D5	D4	D3	D2	D1	D0	Output
0	0	0	0	0	0	1.550V	1	0	0	0	0	0	0.750V
0	0	0	0	0	1	1.525V	1	0	0	0	0	1	0.735V
0	0	0	0	0	1	1.500V	1	0	0	0	0	1	0.720V
0	0	0	0	1	1	1.475V	1	0	0	0	1	1	0.705V
0	0	0	1	0	0	1.450V	1	0	0	1	0	0	0.690V
0	0	0	1	0	1	1.425V	1	0	0	1	0	1	0.675V
0	0	0	1	1	0	1.400V	1	0	0	1	1	0	0.660V
0	0	0	1	1	1	1.375V	1	0	0	1	1	1	0.645V
0	0	1	0	0	0	1.350V	1	0	1	0	0	0	0.630V
0	0	1	0	0	1	1.325V	1	0	1	0	1	0	0.615V
0	0	1	0	1	0	1.300V	1	0	1	0	1	1	0.600V
0	0	1	0	1	1	1.275V	1	0	1	0	1	1	0.585V
0	0	1	1	0	0	1.250V	1	0	1	1	0	0	0.570V
0	0	1	1	0	1	1.225V	1	0	1	1	0	1	0.555V
0	0	1	1	1	0	1.200V	1	0	1	1	0	1	0.540V
0	0	1	1	1	1	1.175V	1	0	1	1	1	1	0.525V
0	1	0	0	0	0	1.150V	1	0	1	0	0	0	0.510V
0	1	0	0	0	1	1.125V	1	0	1	0	0	1	0.495V
0	1	0	0	1	0	1.100V	1	0	1	0	1	0	0.480V
0	1	0	0	1	1	1.075V	1	0	1	0	1	1	0.465V
0	1	0	1	0	0	1.050V	1	0	1	0	0	0	0.450V
0	1	0	1	0	1	1.025V	1	0	1	0	1	1	0.435V
0	1	0	1	1	0	1.000V	1	0	1	0	1	0	0.420V
0	1	0	1	1	1	0.975V	1	0	1	0	1	1	0.405V
0	1	1	0	0	0	0.950V	1	1	0	0	0	0	0.390V
0	1	1	0	0	1	0.925V	1	1	0	0	1	0	0.375V
0	1	1	0	1	0	0.900V	1	1	0	1	0	0	0.360V
0	1	1	0	1	1	0.875V	1	1	0	1	1	0	0.345V
0	1	1	1	0	0	0.850V	1	1	1	0	0	0	0.330V
0	1	1	1	0	1	0.825V	1	1	1	0	1	0	0.315V
0	1	1	1	1	0	0.800V	1	1	1	1	0	0	0.300V
0	1	1	1	1	1	0.775V	1	1	1	1	1	1	0.285V

**QUANTA COMPUTER**


File: VHCORE (MAX8774)  
 Size: Document Number  
 PK2  
 Date: Friday, May 05, 2006  
 Sheet: 37 of 47  
 Rev: 1A













1.5 Volt +/- 5%  
 Design current 0.7A  
 Peak Current 1.15A






0.9V +/- 5%  
 Design current 1.05 A  
 Peak Current 1.5 A






**QUANTA  
COMPUTER**

Title		RUN POWER SW
Size	Document Number	Rev
	FX2	1A
Date:	Friday, May 05, 2006	Sheet 40 of 47




**QUANTA  
COMPUTER**

Title		DCIN_Batt
Size	Document Number	Rev
	FX2	1A
Date:	Friday, May 05, 2006	Sheet 41 of 47

ID Select : AD20  
 Interrupt Pin : INTG# , INTH#  
 Request Indicate : REQ4#  
 Grant Indicate : GNT4#

# DEBUG PURPOSE ONLY



MPC


**QUANTA COMPUTER**

Title: MINI PCI(for debug)

Size	Document Number	Rev
Date:	Friday, May 05, 2006	FX2


Sheet 42 of 47


# Power On Sequence



T6: NB core voltage to NB\_PWRGD  
 T7: NB\_PWRGD to SB\_PWRGD  
 T8D: SB\_PWRGD to CPU\_PWRGD



T8A: ALINK\_RST# to PCIRST#  
 T9: SB\_PWRGD to PCIRST#  
 T8C: PCIRST# to LDT\_RST#

 <b>QUANTA COMPUTER</b>		Title	
		Power On Sequence	
Size	Document Number	Rev	
	FX2	1A	
Date:	Wednesday, May 10, 2006	Sheet	43 of 47



**AC Only Power On Diagram**

- |                      |                                     |                  |                 |
|----------------------|-------------------------------------|------------------|-----------------|
| (1) +3.3V_SRC        | (8) SUSON, SUSD                     | (13) +VCC_CORE   | (20) CPU_PWRGD  |
| (2) S5_ON            | (9) +5V_SUS                         | (14) CPU_COREPG  | (21) ALINK_RST# |
| (3) +3V_S5, +1.2V_S5 | +0.9V_DDR_VTT, +3.3V_SUS, +1.8V_SUS | (15) VLDT_RUN_ON | (22) PCI_RST#   |
| (4) RSMRST           | (10) MAINON                         | (16) +1.2_VCCP   | (23) LDT_RST#   |
| (5) POWER_SW#        | (11) +5V_RUN, +3.3V_RUN             | (17) HWPG_1.2V   |                 |
| (6) DNBSWON#         | +2.5V_RUN, +1.8V_RUN, +1.5V_RUN     | (18) NB_PWRGD    |                 |
| (7) SUSC#, SUSB#     | (12) VRON                           | (19) EC_PWRGD    |                 |



Temp Sensor  
SMBUS  
ADDRESS [98]

Inverter  
SMBUS  
ADDRESS [58]





[www.s-manuals.com](http://www.s-manuals.com)