

**MODEL NAME : VBW11**  
**PROJECT CODE : ANRVBW0100**  
**PCB NO : DA8000WN000 LA-9984P M/B**  
**DA40001FP00 LS-9102P USB/B**  
**DA40001FR00 LS-9104P ODD/B**  
**DA40001G400 LS-9105P POWER BUTTON/B**  
**DA40001FQ00 LS-9106P TP BUTTON/B**

# Dell / Compal Confidential

## Schematic Document

**Intel Shark Bay ULT**  
**OAK Mainstream2**  
**UMA/DIS AMD Venus XT**

2013-05-17


Rev: 1.0

**X76@ : 76 level**  
**46@ : 46 level**  
**@ : Nopop component**  
**CONN@ : Connector component**  
**XDP@ : XDP function**  
**UMA@ : Only for UMA**  
**DIS@ : Only for Discrete**  
**VENUS@ : VENUS Pro, VENUS XT**  
**VENUSXT@ : VENUS XT**  
**VENUSPRO@ : VENUS Pro**  
**@VENUS@ : VENUS nopop component**  
**EMI@ : EMI parts**  
**@EMI@ : Reserve EMI parts**  
**ESD@ : ESD parts**  
**RF@ : RF parts**

**BOM config**  
**UMA : UMA@,EMI@,ESD@,RF@,XDP@**  
**DIS VENUS : VENUS@,VENUSXT@,DIS@,EMI@,ESD@,RF@,XDP@**




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Compal Electronics, Inc.
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number <b>LA-9984P</b> Date: Wednesday, May 22, 2013
				Rev 1.0 Sheet 1 of 57



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block diagram
Size	Document Number	Rev		
	LA-9984P	1.0		
Date:	Wednesday, May 22, 2013	Sheet	2	of 57

**Compal Confidential**  
**Project Code : VAW10 / VAW11**  
**File Name : LA-9983P / LA-9984P**



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9984P
				Rev 1.0
				Date: Wednesday, May 22, 2013   Sheet 3 of 57

**Board ID Table for AD channel**

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	V <sub>AD_BID min</sub>	V <sub>AD_BID typ</sub>	V <sub>AD_BID max</sub>	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

**SMBUS Control Table**

	SOURCE	BATT	Charger	RTD2136S	VGA	DDR3L	XDP	WLAN mini card	Touch pad
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V						
EC_SMB_CK2 EC_SMB_DA2	KB9012			V	V				
SMBCLK SMBDATA	ULT					V	V	V	V
SML0CLK SML0DATA	ULT								
SML1CLK SML1DATA	ULT								

Link

**Board ID TABLE**

ID	PCB Revision			
	UMA	Sun XT	VenusPro	VenusXT
0	SSI&A02			
1		SSI&A02		
2			SSI&A02	
3				SSI&A02
4	PT			
5		PT		
6			PT	
7				PT
8	ST			
9		ST		
10			ST	
11				ST
12	XB			
13		XB		
14			XB	
15				XB
16	A01			
17		A01		
18			A01	
19				A01

Symbol Note :



: means Digital Ground




: means Analog Ground










CLOCK SIGNAL	
CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	


USB3.0	
Port1	USB connector 2
Port2	USB connector 1
Port3	
Port4	
USB2.0	
Port0	USB connector 2
Port1	USB connector 1
Port2	USB connector 3
Port3	USB connector 4 (DB)
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera
PCI EXPRESS	
Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (N14P)
Lane 6	PEG (N14P)
SATA	
SATA0	HDD
SATA1	ODD
SATA2	
SATA3	

ULT



SMBUS Address [0x9a]









Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	MCP(3,4/19) DDR3	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9984P	1.0
Date: Wednesday, May 22, 2013				Sheet	7 of 57




### For GCLK




**INTVRMEN - INTEGRATED SUS 1.05V VRM**  
**ENABLE**  
 High - Enable Internal VRs  
 Low - Enable External VRs



**FLASH DESCRIPTOR SECURITY OVERRIDE**  
**LOW = DISABLED (DEFAULT)**  
**HIGH = ENABLED**





### CMOS place near DIMM



CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers




PCH Rx side need use strap pin to update PCIe +/-




### SATA Impedance Compensation

CAD note:  
 Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins. reference FFRD sch 0.5

### HDA for Codec



EMI depop location



























Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	MCP(11/19) PCIE, USB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-9984P</b>
Date: Wednesday, May 22, 2013				Sheet 12 of 57






+1.35V : 470UF/2V/7343 \* 2 (PWR)  
 10UF/6.3V/0603 \* 6  
 2.2UF/6.3V/0402 \* 4



Security Classification	2013/05/17		Compal Secret Data		Deciphered Date		2014/06/01		Title	Compal Electronics, Inc.	
Issued Date	2013/05/17		Deciphered Date		2014/06/01				Document Number	MCP(12/19) Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Rev	1.0
Date: Wednesday, May 22, 2013										Sheet	13 of 57






Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	2014/06/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. <b>MCP(13/19) Power</b> Document Number <b>LA-9984P</b> Date: Wednesday, May 22, 2013   Sheet 14 of 57
				Rev 1.0




CAD Note: RC163 SHOULD BE PLACED CLOSE TO CPU

Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	MCP(14,15,16/19) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9984P	1.0
Date:				Wednesday, May 22, 2013	Sheet 15 of 57



### CFG STRAPS for CPU



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port




Populate RD1, De-Populate RD7 for Intel DDR3 VREFDQ multiple methods M1  
Populate RD7, De-Populate RD1 for Intel DDR3 VREFDQ multiple methods M3

- <-> DDR\_A\_DQ#(0..7)
- <-> DDR\_A\_D(0..63)
- <-> DDR\_A\_DQ#(0..7)
- <-> DDR\_MA(0..15)


All VREF traces should have 10 mil trace width

Layout Note:  
Place near JDIMM1

Note:  
Check voltage tolerance of VREF\_DQ at the DIMM socket





Layout Note:  
Place near JDIMM1. 203, 204




H=4mm


2-3A to 1 DIMMs/channel



CAD NOTE  
PLACE THE CAP NEAR TO DIMM RESET PIN



DDR3L SODIMM ODT GENERATION



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Rev	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number				LA-9984P	
Date: Wednesday, May 22, 2013 Sheet 17 of 57					

H=4mm  
2-3A to 1 DIMMs/channel


Populate RD4, De-Populate RD8 for Intel DDR3  
VREFDQ multiple methods M1  
Populate RD8, De-Populate RD4 for Intel DDR3  
VREFDQ multiple methods M3

- <-> DDR\_B\_DQS#(0..7)
- <-> DDR\_B\_D(0..63)
- <-> DDR\_B\_DQS(0..7)
- <-> DDR\_B\_MA(0..15)




All VREF traces should have 10 mil trace width

Layout Note:  
Place near JDIMM2

Note:  
Check voltage tolerance of VREF\_DQ at the DIMM socket










Layout Note:  
Place near JDIMM2.203,204





CAD NOTE  
PLACE THE CAP NEAR TO DIMM RESET PIN

Security Classification		2013/05/17		Compal Secret Data		Deciphered Date		2014/06/01		Title		DDR3 DIMMB	
Issued Date		2013/05/17		Deciphered Date		2014/06/01		2014/06/01		Document Number		LA-9984P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.													
Date: Wednesday, May 22, 2013										Sheet 18 of 57			



**RTD2136S : SA00004NW10**  
**RTD2136R : SA000067100**

**Vendor advise reserve it**






CPU_EDP_AUX#_C	RX37	1	aDR@	2	0.0402_5%	EDP_AUX#	RX38	1	aDR@	2	0.0402_5%	LVDS_B0-
CPU_EDP_AUX_C	RX39	1	aDR@	2	0.0402_5%	EDP_AUX	RX40	1	aDR@	2	0.0402_5%	LVDS_B0+
CPU_EDP_P0_C	RX41	1	aDR@	2	0.0402_5%	EDP_P0	RX42	1	aDR@	2	0.0402_5%	LVDS_B1-
CPU_EDP_N0_C	RX43	1	aDR@	2	0.0402_5%	EDP_N0	RX44	1	aDR@	2	0.0402_5%	LVDS_B1+
CPU_EDP_P1_C	RX45	1	aDR@	2	0.0402_5%	EDP_P1	RX46	1	aDR@	2	0.0402_5%	LVDS_B2-
CPU_EDP_N1_C	RX47	1	aDR@	2	0.0402_5%	EDP_N1	RX48	1	aDR@	2	0.0402_5%	LVDS_B2+
EDP_BIA_PWM	RX49	1	aDR@	2	0.0402_5%	TL_INV_PWM						Across to UX4.19 & UX4.21
BKOFF#	RX50	1	aDR@	2	0.0402_5%	TL_BKOFF#						Close to UX2
ENVDD_PCH	RX51	1	aDR@	2	0.0402_5%	TL_ENVDD						Close to UX4
EDP_CPU_HP#	RX52	1	aDR@	2	0.0402_5%	EDP_HP#_PANEL						Close to UX4





for layout smoothly, will swap NET on cable

For eDP co-layout


Security Classification	2013/05/17		Compal Secret Data		Deciphered Date		2014/06/01		Title		Compal Electronics, Inc.	
Issued Date	2013/05/17		Deciphered Date		2014/06/01		Title		eDP to LVDS converter		Rev 1.0	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>												
<p>Document Number: LA-9984P          Date: Wednesday, May 22, 2013   Sheet 19 of 57</p>												



W=40mils



Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-9984P</b> Date: Wednesday, May 22, 2013
				Rev 1.0
				Sheet 20 of 57




SS table


Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS





These caps close to Pin 23,32  
For 8106E pop the capacitor close pin 23,32



These caps close to Pin 8,30  
For 8106E pop capacitor close to pin 8,30





Place close to TCT pin





CL30, CL31 close to UL1 Pin 17, 18


For GCLK



W=20mils




Reserve 10K pull LAN\_IO




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	LAN RTL8106E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, Mar 22, 2013				Sheet 21 of 57


Reserve for HDA issue





CA71, CA51 place close to Pin 26




CA53, CA55 change Value from 10U\_0603\_6.3V6M to 4.7U\_0603\_6.3V6K




CA57, CA58 close to UA1 pin1




RA51, RA33 place close to UA1




JACK\_PLUG Delay circuitis





Reserve for cancel Delay circuitis



Place on the moat between GND & GNDA



SM01000BV00 need CIS symbol





Close to UA1 Pin11,13,14,16







Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R- Speaker 4 ohm : 40mil Speaker 8 ohm : 20mil

iPhone and Nokia type Combo Jack






Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-9984P</b> Rev 1.0
Date: Wednesday, May 22, 2013				Sheet 22 of 57




拉MS\_D2\_SD\_CLK到Conn pin 13 SD\_CLK  
再打Via拉到pin 10 MS\_D2


拉MS\_CLK\_SD\_WP到Conn pin 5 MS\_CLK  
再打Via拉到pin 20 SD\_W



Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Card Reader RTSS179
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-9984P</b> Date: Wednesday, May 22, 2013
				Rev 1.0 Sheet 23 of 57




USB connector1  
USB20 port1  
USB30 port2





USB connector2  
USB20 port0  
USB30 port1

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	USB3.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, May 22 2013				Sheet 24 of 57






USB connector3  
USB20 port2






USB connector4  
USB20 port3




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	MB to USB2.0 DB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, May 22, 2013				Sheet 25 of 57

### Mini WLAN/WIMAX H=6.7


### CC47靠近wlan connector




### HDD LED





### Power LED





### Battery LED







### 10mils, All pins



### Wireless LED





Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Mini Card/LED
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Wednesday, May 22, 2013	Sheet	26	of 57





Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Title <b>FAN/TP/PWR SW</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-9984P</b>	Rev 1.0
Date: Wednesday, May 22, 2013				Sheet	27 of 57

## +5VS and +3VS switch






## +3VALW\_PCH switch





For Intel S3 Power Reduction

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	DC/DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Wednesday, May 22, 2013				Sheet 28 of 57













SLG3NB3374V is for DIS by output 24M\*1, 25M\*1, 27M\*1, 32K\*1  
 SLG3NB3375V is for UMA by output 24M81, 25M\*1, 32K\*1




Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	GCLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9984P	1.0
Date: Wednesday, May 22, 2013				Sheet	23 of 57

- SD028000080 0\_0402\_1%
- SD034120280 12K\_0402\_1%
- SD0341100300 27K\_0402\_1%
- SD034430280 43K\_0402\_1%
- SD034560280 56K\_0402\_1%
- SD034750280 75K\_0402\_1%
- SD034100380 100K\_0402\_1%
- SD034130380 130K\_0402\_1%
- SD034160380 160K\_0402\_1%
- SD034200380 200K\_0402\_1%
- SD000001B80 240K\_0402\_1%
- SD00000G280 270K\_0402\_1%
- SD034330280 330K\_0402\_1%
- SD028430380 430K\_0402\_1%



**KB9012A3 change to KB9012A4 SA00004OB30**


"KB\_LED\_PWM" for OAK 17 only



SPI Flash ROM









GPIO




GPI



20mil




**ME\_FWP PCH has internal 20K PD. (suspend power rail)**




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	LA-9984P
				Rev	1.0
				Date:	Wednesday, May 22, 2013
				Sheet	30 of 57



### LCD PWR CTRL





### LCD backlight PWR CTRL





### Webcam PWR CTRL




### LVDS Connector





### \* Key Board Back Light




### SATA HDD Connector







### +5V\_HDD Source



### ODD BTB Connector






### ODD Power Control



Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b>
Issued Date	2013/05/17	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>LA-9984P</b> Date: Wednesday, May 22, 2013   Sheet 32 of 57



## Screw Hole




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-9984P</b>
Date: Wednesday, May 22, 2013				Rev 1.0
Sheet 33 of 57				

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	Card Reader	2012/04/27	HW	The Card reader USB signal is incorrect.	SWAP UR1 USB signal P/N	0.2
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							








Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	HW-PIR Page.1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev.
				LA-9984P	1.0
Date: Wednesday, May 22, 2013				Sheet	34 of 57

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
40							
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							
51							
52							
53							
54							



- SMART Battery:**
- 01.GND1
  - 02.GND2
  - 03.BAT\_ALERT
  - 04.SYS\_PRES
  - 05.BATT\_PRS
  - 06.DAT\_SMB
  - 07.CLK\_SMB
  - 08.BATT1 +
  - 09.BATT2 +


Other component (37.1)



Security Classification	Compal Secret Data			Title	Compal Electronics, Inc.	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	Document Number	PWR DCIN/BATT CONN/IOTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	LA-9984P	Rev
Date	Wednesday, May 22, 2013	Sheet	36	of	57	0.4


Iada=0~3. 33A (65W)  
Iada=0~4. 62A (90W)

$$ADP\_I = 40 * I_{adapter} * R_{sense}$$



3S2P : CV = 13.3V CC: 1.54A  
4S1P : CV = 17.7V CC: 1.1A

Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	PWR CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
Date: Wednesday, May 22, 2013				LA-9984P	0.4
Sheet 37				of 57	





Output capacitor ESR need follow below equation to make sure feed back loop stability  
 $ESR=20mV \cdot I \cdot f_{sw} / 2V$

POK need pull high, it will pull high on VS transfer circuit



Change to 4.7u for TPS51285

**3VALWP**  
 TDC 5.95A  
 Peak Current 8.5A  
 OCP current 10.2A  
 TYP MAX  
 H/S Rds (on) : 22mohm , 30mohm  
 L/S Rds (on) : 10.8mohm , 13.6mohm


**5VALWP**  
 TDC 5.96A  
 Peak Current 8.51A  
 OCP current 10.2A  
 TYP MAX  
 H/S Rds (on) : 22mohm , 30mohm  
 L/S Rds (on) : 10.8mohm , 13.6mohm



Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	PWR 3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9984P	0.4
Date: Wednesday, May 22 2013				Sheet	38 of 57



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	Title	
				PWR 1.5VSP / 1.8VSP	
				Document Number	Rev
				LA-9984P	0.4
				Date	Wednesday, May 22, 2013
				Sheet	39 of 57



EN pin don't floating  
If have pull down resistor at HW side, pls delete PR301


The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.  
Common NB can delete +3VALW and PC313


**+1.05VSP**  
TDC 5A  
Peak Current 6.6A  
OCP current 8A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				0.4
Date: Wednesday, May 22, 2013				Sheet 40 of 57





Security Classification		Compal Secret Data		Title	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	PWR +1.35VP/0.675VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9984P	0.4
Date: Wednesday, May 22, 2013				Sheet	41 of 57



EMI Part (47.1)

CPU\_CORE  
TDC 10A  
Peak Current 32A  
OCP current 40A  
Load line -2mV/A


Check are there a pair 100Ω  
at HW side and close to CPU.

Place PC524  
close to PR540


Near PL502.

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.4 Date: Wednesday, May 22, 2013 Sheet 42 of 57


TDC=9A  
Peak Current=13A  
OCP=16A



	VDDCI_VID (GPIO_6)
High	0.95V
Low	0.9V



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high




Pin 7 BYP is for CS.  
Common NB can delete +3VALW and PC1205

VFB=0.6V  
 $V_{out}=0.6V * (1 + R_{up}/R_{down})$   
 $V_{out}=0.9V$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.35VGPU/VDDCIP	
Size	Document Number	Date:		Sheet	Rev
	LA-9984P	Wednesday, May 22, 2013		43	0.4

	SUN XT	VENUS PRO/XT
Load line	No need	Need
PR824	pop	un-pop


	25W	32W
PR813	909	1.4K
PR821	97.6K	143K
PR825	976	1.5K




**VGA\_CORE**  
 Frequency 300kHz  
 TDC 23A (25W) / 33A (32W)  
 Peak Current 30A (25W) / 47A (32W)  
 OCP current 36A (25W) / 56A (32W)  
 TYP MAX  
 H/S Rds (on) : 12.2mohm , 15mohm  
 L/S Rds (on) : 2.75mohm , 3.5mohm  
 Choke DCR 1.1mohm (Typ) / 1.3mohm (Max)  
 Load line : -1.5mV/A






SPO_VID5 (GPIO_10)	SPO_VID4 (GPIO_14)	SPO_VID3 (GPIO_15)	SPO_VID2 (GPIO_16)	SPO_VID1 (GPIO_20)	Core Voltage Level
0	1	1	0	0	1.2V
0	1	1	0	1	1.175V
0	1	1	1	0	1.15V
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V
1	1	1	0	1	0.775V



Initial voltage: 0.85V (Venus)  
 0.9V (Sun)




Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev <b>LA-9984P</b> 04
Date: Wednesday, May 22 2013 Sheet 44 of 57				



Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	PWR PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-9984P	Rev 0.4
			Date:	Wednesday, May 22, 2013	Sheet 45 of 57

# Power block




Version Change List ( P. I. R. List )


Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	CHARGER	13/01/30	Morris	adjust design parameter from vendor recommend	delete PD702 change PC712 to unpop change PQ704 to unpop change PC707 from 0.1uF_0402 to 1uF_0603 change PC720 from 0.1uF to 100pF change PC711 from 1000pF to 0.01uF change PQ705 from SB00000SD00 to SB00000WY00	0.3
2	42	VCORE	13/01/30	Morris	adjust design parameter from vendor recommend	change PC509 from 0.1uF to 1000pF change PR529 from 3.83K to 5.76K change PR504 from 523K to 499K	0.3
3	36	DCIN/BATT CONN/OTP	13/01/30	Morris	change from ESD request	change PD1 from SC300002E00 to SC300001G00	0.3
4	38	3.3VALWP/SVALWP	13/02/01	Morris	add ESD diode from ESD request	add PD101(SCA00002A00)	0.3
5	42	VCORE	13/02/21	Morris	adjust design parameter from fine tune result	change PR501 from 422K to 523K change PR503 from 56K to 75K	0.3
6	44	VGA_CORE/PCIE	13/02/21	Morris	unpop from EE request	unpop PR808	0.3
7	44	VGA_CORE/PCIE	13/03/05	Morris	adjust output voltage from vender request	unpop PR826 and pop PR834 (only for Sun XT)	0.3
8	37 38 39 40 41 42	CHARGER 3.3VALWP/SVALWP 1.5VSP/1.8VSP +VCCIO +1.35VP/0.675VSP VCORE	13/03/28	Morris	verify function ok, so delete 0 ohm to short	unpop PR100,PR101,PR201,PR202,PR300,PR303,PR401,PR522,PR535, PR704,PR708,PR710,PR714,PR715,PR717	0.4
9	36	DCIN/BATT CONN/OTP	13/04/09	Morris	design change for solve issue	unpop PR1 and PC5	0.4
10	41 43	+1.35VP/0.675VSP +1.35VGPU/VDDCI	13/04/09	Morris	part shortage issue	change PQ201 and PQ1101 from SB00000T600 to SB000010A00	0.4
11	39 43 44	1.5VSP/1.8VSP +1.35VGPU/VDDCI VGA_CORE/PCIE	13/04/09	Morris	verify function ok, so delete 0 ohm to short	unpop PR601,PR802,PR803,PR814,PR823,PR830,PR845,PR846, PR1103,PR1200,PR1206,PR1210	0.4
12	43	+1.35VGPU/VDDCI	13/04/09	Morris	unpop VDDCI parts from vendor recommend and EEVerify ok only for Sun XT	unpop PL1200,PL1201,PU1200,PQ1201,PR1201,PR1203,PR1204,PR1208,PR1209, PR1211,PR1212,PR1213,PC1201,PC1202,PC1204,PC1205,PC1206,PC1207, PC1209,PC1210,PC1211,PC1213 (only for Sun XT)	0.4
13	44	VGA_CORE/PCIE	13/04/12	Morris	part shortage issue	change PL1300 from SH00000GQ00 to SH00000PK00	0.4
14	36	DCIN/BATT CONN/OTP	13/04/12	Morris	customer request	add PR2 10Kohm	0.4
15	42	VCORE	13/04/15	Morris	EMI request	pop PC522 and add PC523 0.1uF	0.4

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/21	Deciphered Date	2014/05/01	<b>Compal Electronics, Inc.</b>
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number <b>LA-9984P</b> Date: Wednesday, May 22, 2013
				Rev 0.4 Sheet 47 of 57


# GFX PCIe LANE REVERSAL



# LVDS Interface







Place CV326 Close to UV13




- UV1 VENUSXT@  
216-0846000 A1 VENUS XT M2 FCBGA 962P 0FD  
SA00006KWOL
- UV1 VENUSPRO@  
216-0846009 A1 VENUS PRO M2 FCBGA 962P 0FD  
SA00006MWOL



Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
* Hynix 2Gb (6.8Kx32bit) GDDR5	RV67	RV69	RV71
Samsung 2Gb (6.8Kx32bit) GDDR5	RV68	RV69	RV71
Hynix 1Gb DDR3	RV67	RV70	RV71
12.8Kx16bit DDR3			
Micron 1Gb DDR3			



SUN internal VGA Thermal Sensor  
Address 0x714



For DGPU output display Debug  
(For Venus ASIC)

For DGPU output display Debug  
(For Venus ASIC)

NC\_TVSQSQ should be tied to GND

For DGPU output display Debug  
(For Venus ASIC)

VGA Thermal Sensor SMB


### CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	Full Full Tx Output Swing	0: 50% swing 1: Full swing	X
TX_DEEMPH_EN	GPIO1	PCIe Transmitter De-emphasis	0: disable 1: enable	X
RSVD	GPIO2	Advertises PCIe speed when compliance test	0: 2.5GT/s 1: 5GT/s	0
RSVD	GPIO8	RESERVED		0
BIF_VGA_DIS	GPIO9	VGA ENABLED		0
RSVD	GPIO21	RESERVED		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable	X
ROMDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT		XXX
VP_DEVICE_STRAP_BNA	VS2VNC	IGNORE VIP DEVICE STRAPS		0
RSVD	HSYNCR			0
RSVD	GENERICC			0
AUD[1]	HSYNC	AUD[1] [AUD0]	0: 1 No audio function 1: 1 Audio for DisplayPort and HDMI if dongle is detected 1: 1 Audio for DisplayPort only 1: 1 Audio for both DisplayPort and HDMI	11
AUD[0]	VSYNCR			

AMD RESERVED CONFIGURATION STRAPS  
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET


GPIO21	HSYNCR	GENERICC	GPIO2	GPIO8
--------	--------	----------	-------	-------



### SUN MLPS PS\_3

SUN MLPS PS_3	RV241	RV242	Bits [3:1]
* Hynix	NC	4.75K	000
Samsung	8.45K	2k	001
Micron	4.75K	NC	111

VENUS MLPS  
PS\_3 used default




Security Classification	2013/05/17	Compal Secret Data	2014/06/01	Title	Compal Electronics, Inc.
Issued Date		Deciphered Date			ATI Venus Pro_M2_Main_MSIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Site	Document Number	LA-9984P		Rev	10
Date:	Wednesday, May 23, 2013	Sheet	49	of	87

PX\_MODE=1 for Normal Operation  
 PX\_MODE=0 for BACO mode to shut down power rails except VDDR3, PCIE\_VDDC and 1.8V rail


**Note:**

PX4.0 +VGA\_CORE, VDDCI, +1.5VGS ON  
 PX4.0 +3VGS, +1.0VGS, +1.8VGS OFF  
 PX5.0 +3VGS, +VGA\_CORE, VDDCI, +1.5VGV, +1.0VGS, +1.8VGS OFF




for PX4.0 and PX5.0


Switch circuits in BACO desings for Thames/Seymour only  
 55mA@1.0V, in BACO mode



Power sequence of Sun XT, Venus Pro, Venus XT




+1.8VS TO +1.8VGS




SHORT DEFAULT

+1.35VS\_VGA TO +1.35V\_MEM\_GFX




SHORT DEFAULT

+3VS TO +3VGS





Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	Rev	1.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9984P	
Date:	Wednesday, May 22, 2013	Sheet	50	of	57	



MLPS Bit	AMD recommended setting			
	strap	R_RU	R_FD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75K	CV333=NC

Thames/Seymour Only  
Do not install for Heathrow/Mars Pro  
PS\_0 Should be tied to GND on Thames/Seymour






For GDDR5 MVDDQ = 1.35V  
(1.7) A

(440mA)

(SUN) (VENUS)  
(PCIe 2.0 => 1.8V@50mA PCIe\_PVDD)  
(PCIe 3.0 => 1.8V@80mA PCIe\_PVDD)

(SUN) (VENUS)  
(PCIe 2.0 => +0.95V@1920mA PCIe\_VDDC)  
(PCIe 3.0 => +0.95V@2.5A PCIe\_VDDC)

(20.5A)



55mA

For non-BACO designs, connect BIF\_VDDC to VDDC.  
For BACO designs - see BACO reference schematics


(GDDR3/DDR3 1.12V@4A VDDCI)

(GDDR5 1.12V@16A VDDCI)

4A


VDDCI and VDDC should have separate regulators with a merge option on PCB  
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator

Security Classification	Compal Secret Data		Title	
Issued Date	2013/05/17	Deciphered Date	2014/06/01	ATI Venus Pro_M2_Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	LA-9984P			Rev 1.0
Date:	Wednesday, May 22, 2013	Sheet	52	of 57





GDDR5 CMD Mapping Table

Memory	Cmd	Cmd	Cmd
<0..31>	EDCA0_0	EDCA0_1	EDCA0_2
<32..63>	EDCA1_0	EDCA1_1	EDCA1_2
	EDCA2_0	EDCA2_1	EDCA2_2
	EDCA3_0	EDCA3_1	EDCA3_2
	EDCA4_0	EDCA4_1	EDCA4_2
	EDCA5_0	EDCA5_1	EDCA5_2
	EDCA6_0	EDCA6_1	EDCA6_2
	EDCA7_0	EDCA7_1	EDCA7_2
	EDCA8_0	EDCA8_1	EDCA8_2
	EDCA9_0	EDCA9_1	EDCA9_2
	EDCA10_0	EDCA10_1	EDCA10_2
	EDCA11_0	EDCA11_1	EDCA11_2
	EDCA12_0	EDCA12_1	EDCA12_2
	EDCA13_0	EDCA13_1	EDCA13_2
	EDCA14_0	EDCA14_1	EDCA14_2
	EDCA15_0	EDCA15_1	EDCA15_2
	EDCA16_0	EDCA16_1	EDCA16_2
	EDCA17_0	EDCA17_1	EDCA17_2
	EDCA18_0	EDCA18_1	EDCA18_2
	EDCA19_0	EDCA19_1	EDCA19_2
	EDCA20_0	EDCA20_1	EDCA20_2
	EDCA21_0	EDCA21_1	EDCA21_2
	EDCA22_0	EDCA22_1	EDCA22_2
	EDCA23_0	EDCA23_1	EDCA23_2
	EDCA24_0	EDCA24_1	EDCA24_2
	EDCA25_0	EDCA25_1	EDCA25_2
	EDCA26_0	EDCA26_1	EDCA26_2
	EDCA27_0	EDCA27_1	EDCA27_2
	EDCA28_0	EDCA28_1	EDCA28_2
	EDCA29_0	EDCA29_1	EDCA29_2
	EDCA30_0	EDCA30_1	EDCA30_2
	EDCA31_0	EDCA31_1	EDCA31_2
	EDCA32_0	EDCA32_1	EDCA32_2
	EDCA33_0	EDCA33_1	EDCA33_2
	EDCA34_0	EDCA34_1	EDCA34_2
	EDCA35_0	EDCA35_1	EDCA35_2
	EDCA36_0	EDCA36_1	EDCA36_2
	EDCA37_0	EDCA37_1	EDCA37_2
	EDCA38_0	EDCA38_1	EDCA38_2
	EDCA39_0	EDCA39_1	EDCA39_2
	EDCA40_0	EDCA40_1	EDCA40_2
	EDCA41_0	EDCA41_1	EDCA41_2
	EDCA42_0	EDCA42_1	EDCA42_2
	EDCA43_0	EDCA43_1	EDCA43_2
	EDCA44_0	EDCA44_1	EDCA44_2
	EDCA45_0	EDCA45_1	EDCA45_2
	EDCA46_0	EDCA46_1	EDCA46_2
	EDCA47_0	EDCA47_1	EDCA47_2
	EDCA48_0	EDCA48_1	EDCA48_2
	EDCA49_0	EDCA49_1	EDCA49_2
	EDCA50_0	EDCA50_1	EDCA50_2
	EDCA51_0	EDCA51_1	EDCA51_2
	EDCA52_0	EDCA52_1	EDCA52_2
	EDCA53_0	EDCA53_1	EDCA53_2
	EDCA54_0	EDCA54_1	EDCA54_2
	EDCA55_0	EDCA55_1	EDCA55_2
	EDCA56_0	EDCA56_1	EDCA56_2
	EDCA57_0	EDCA57_1	EDCA57_2
	EDCA58_0	EDCA58_1	EDCA58_2
	EDCA59_0	EDCA59_1	EDCA59_2
	EDCA60_0	EDCA60_1	EDCA60_2
	EDCA61_0	EDCA61_1	EDCA61_2
	EDCA62_0	EDCA62_1	EDCA62_2
	EDCA63_0	EDCA63_1	EDCA63_2
	EDCA64_0	EDCA64_1	EDCA64_2
	EDCA65_0	EDCA65_1	EDCA65_2
	EDCA66_0	EDCA66_1	EDCA66_2
	EDCA67_0	EDCA67_1	EDCA67_2
	EDCA68_0	EDCA68_1	EDCA68_2
	EDCA69_0	EDCA69_1	EDCA69_2
	EDCA70_0	EDCA70_1	EDCA70_2
	EDCA71_0	EDCA71_1	EDCA71_2
	EDCA72_0	EDCA72_1	EDCA72_2
	EDCA73_0	EDCA73_1	EDCA73_2
	EDCA74_0	EDCA74_1	EDCA74_2
	EDCA75_0	EDCA75_1	EDCA75_2
	EDCA76_0	EDCA76_1	EDCA76_2
	EDCA77_0	EDCA77_1	EDCA77_2
	EDCA78_0	EDCA78_1	EDCA78_2
	EDCA79_0	EDCA79_1	EDCA79_2
	EDCA80_0	EDCA80_1	EDCA80_2
	EDCA81_0	EDCA81_1	EDCA81_2
	EDCA82_0	EDCA82_1	EDCA82_2
	EDCA83_0	EDCA83_1	EDCA83_2
	EDCA84_0	EDCA84_1	EDCA84_2
	EDCA85_0	EDCA85_1	EDCA85_2
	EDCA86_0	EDCA86_1	EDCA86_2
	EDCA87_0	EDCA87_1	EDCA87_2
	EDCA88_0	EDCA88_1	EDCA88_2
	EDCA89_0	EDCA89_1	EDCA89_2
	EDCA90_0	EDCA90_1	EDCA90_2
	EDCA91_0	EDCA91_1	EDCA91_2
	EDCA92_0	EDCA92_1	EDCA92_2
	EDCA93_0	EDCA93_1	EDCA93_2
	EDCA94_0	EDCA94_1	EDCA94_2
	EDCA95_0	EDCA95_1	EDCA95_2
	EDCA96_0	EDCA96_1	EDCA96_2
	EDCA97_0	EDCA97_1	EDCA97_2
	EDCA98_0	EDCA98_1	EDCA98_2
	EDCA99_0	EDCA99_1	EDCA99_2
	EDCA100_0	EDCA100_1	EDCA100_2




This basic topology should be used for DRAM\_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2





# Memory Partition A - Lower 16 bits

64X32 GDDR5



PROPRIETARY NOTE:  
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

**DELL CONFIDENTIAL/PROPRIETARY**


**Compal Electronics, Inc.**

File:	VRAM A Lower UV4,UV5	
Size:	Document Number	Rev
	<b>LA-9984P</b>	1.0
Date:	Wednesday, May 22, 2013	Sheet 54 of 57

# Memory Partition A - Upper 16 bits


## MIRROR

## NORMAL




PROPRIETARY NOTE:  
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL  
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT  
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,  
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD  
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

**DELL CONFIDENTIAL/PROPRIETARY**

		<b>Compal Electronics, Inc.</b>	
		File: <b>MARX-VRAM A Upper UV3,UV6</b>	
Size	Document Number	Rev <b>LA-9984P</b> 1.0	
Date: Wednesday, May 22, 2013			
Sheet 55 of 57			

# Memory Partition B - Lower 16 bits



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

**DELL CONFIDENTIAL/PROPRIETARY**

**Compal Electronics, Inc.**

Title: **MARX-VRAM B Lower\_UV7,UV8**

Size: **LA-9984P**


Document Number: **LA-9984P**

Date: **Wednesday, May 22, 2013**

Sheet: **56** of **57**



# Memory Partition B - Upper 16 bits



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

		<b>Compal Electronics, Inc.</b>	
		Title <b>MARX-VRAM B Upper_UV9,UV10</b>	Rev <b>1.0</b>
Size Document Number <b>LA-9984P</b>	Date Wednesday, May 22, 2013	Sheet 57	of 57

[www.s-manuals.com](http://www.s-manuals.com)