

Compal Confidential

Intel Haswell rPGA Processor with Lynx Point-H

Viper MXM


Date : 2012/12/20

Version 0.5

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT CUSTOMER SERVICE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9241P	0.5
				Date: Thursday, December 20, 2012	Sheet 1 of 56

Model Name :

File Name :



Docking connector:
 RJ45
 USB30*1
 USB20*1
 DP*2
 Parallel port
 Serial port
 PS2
 Line in/Line out
 SATAx2
 VGA

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2012/03/23	Deciphered Date		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number LA-9241P Date: Thursday, December 20, 2012 Sheet 2 of 66

5

4

3

2

1

D

D

C

C

B

B

A

A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title	SMBus block diagram_DSC
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADIO FREQUENCY ENGINEERING DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				<small>Document Number</small> Custom LA-9241P	<small>Rev</small> 0.5
<small>Date:</small> Thursday, December 20, 2012				<small>Sheet 3 of 56</small>	




5

4

3

2



1






PEG CTX GRX C P0	CC1	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P0
PEG CTX GRX C N0	CC2	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N0
PEG CTX GRX C P1	CC3	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P1
PEG CTX GRX C N1	CC4	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N1
PEG CTX GRX C P2	CC5	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P2
PEG CTX GRX C N2	CC6	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N2
PEG CTX GRX C P3	CC7	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P3
PEG CTX GRX C N3	CC8	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N3
PEG CTX GRX C P4	CC9	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P4
PEG CTX GRX C N4	CC10	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N4
PEG CTX GRX C P5	CC11	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P5
PEG CTX GRX C N5	CC12	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N5
PEG CTX GRX C P6	CC13	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P6
PEG CTX GRX C N6	CC14	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N6
PEG CTX GRX C P7	CC15	2	1	0.22U	0402	6.3V6K	PEG CTX GRX P7
PEG CTX GRX C N7	CC16	2	1	0.22U	0402	6.3V6K	PEG CTX GRX N7
PEG CTX GRX C P8	CC17	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P8
PEG CTX GRX C N8	CC18	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N8
PEG CTX GRX C P9	CC19	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P9
PEG CTX GRX C N9	CC20	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N9
PEG CTX GRX C P10	CC21	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P10
PEG CTX GRX C N10	CC22	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N10
PEG CTX GRX C P11	CC23	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P11
PEG CTX GRX C N11	CC24	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N11
PEG CTX GRX C P12	CC25	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P12
PEG CTX GRX C N12	CC26	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N12
PEG CTX GRX C P13	CC27	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P13
PEG CTX GRX C N13	CC28	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N13
PEG CTX GRX C P14	CC29	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P14
PEG CTX GRX C N14	CC30	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N14
PEG CTX GRX C P15	CC31	1	2	0.22U	0402	6.3V6K	PEG CTX GRX P15
PEG CTX GRX C N15	CC32	1	2	0.22U	0402	6.3V6K	PEG CTX GRX N15

INTEL_HASWELL_HASWELL 1 OF 9

Security Classification				Compal Secret Data				Compal Electronics, Inc.					
Issued Date				2012/03/23		Deciphered Date		2011/06/29		Title			
								DMI, PEG					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Part Number		Document Number		Rev	
								Custom		Custom		0.5	
								Date		Thursday, December 20, 2012		Sheet 4 of 56	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title	DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA...				Document Number	LA-9241P
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.5
				Date:	Thursday, December 20, 2012
				Sheet	6 of 56




Security Classification				Compal Secret Data				Compal Electronics, Inc.					
Issued Date				2012/03/23		Deciphered Date		2011/06/29		Title			
										CPU-FDI,eDP,DDI			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Rev		0.5	
										Date:		Thursday, December 20, 2012	
										Sheet		7 of 56	


CFG STRAPS for CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed






Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled







PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





+1.35VS Source



[34,49] SLP_S3
11/06 Change OC5A.2 and OC5B.5 connection to SLP_S3
09/11 Delete RC93 and connect SLP_S3# to OC5.5
10/18 Delete Q80, R461, Q2, RC90. Modify +1.35VS power circuit
12/12 Uninstall OC4, RC92, CC39, RC89, QC5 and RC88. Add J4.
12/13 Install RC88
10/16 Add Q80





CAD Note: RC101 SHOULD BE PLACED CLOSE TO CPU
CAD Note: RC104 SHOULD BE PLACED CLOSE TO CPU
09/11 Delete RC102 and RC103



Security Classification	Compal Secret Data		Title		Intel
Issued Date	2012/03/23	Deciphered Date	2011/06/29	CPU- PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Thursday, December 20, 2012				Sheet	9 of 56


Document Number: LA-9241P
Rev: 0.5



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title
				CPU-VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9241P Date: Thursday, December 20, 2012 Sheet 10 of 56
				Rev 0.5


Populate RD4, De-Populate RD8 for Intel DDR3 VREFDQ multiple methods M1
 Populate RD8, De-Populate RD4 for Intel DDR3 VREFDQ multiple methods M3

JDIMM2 H=9.2mm TOP




JDIMM4 H=5.2mm BOT



4/1.6 change by IP requirement



Layout Note:
Place near JDIMM2




Layout Note:
Place near JDIMM2.203.204



Reverse

Reverse





Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2012/05/23	Deciphered Date	2011/06/29	Title	
<small>THIS DOCUMENT IS UNCLASSIFIED UNLESS INDICATED OTHERWISE BY THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEMS, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.</small>				Doc#	Document Number
Comp#	LA-9241P				
Rev#	1				
Rev#	1				



INTVRMEN - INTEGRATED SUS 1.05V VRM ENABLE
 High - Enable Internal VRs
 Low - Enable External VRs








NO REBOOT STRAP
 DISABLED WHEN LOW (DEFAULT)
 ENABLED WHEN HIGH

FLASH DESCRIPTOR SECURITY OVERRIDE
 LOW = DISABLED (DEFAULT)
 HIGH = ENABLED





CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers





SATA Impedance Compensation
 CAD note:
 Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	PCH-RTC,HDA,SATA,XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	LA-9241P
				Date	Thursday, December 20, 2012
				Sheet	13 of 56





Pin	Intel Signal Name	HP name
1	VccSUS3_3	+3VDS
2	SLP_S3#	SLP_S3#
3	VccDSW3_3	NC
4	SLP_S5#	SLP_S5#
5	SLP_S4#	SLP_S4#
6	SLP_A#	SLP_A#
7	3.3DS	NC
8	GND	GND
9	RTCRTS#	RTCRTS#
10	GND	GND
11	PWRBTN#	ON/OFFBTN#
12	GND	GND
13	SYS_RESET#	SYS_RESET#
14	GND	GND





DSWDVREN - ON DIE DSW VR ENABLE
 HIGH = ENABLED (DEFAULT)
 LOW = DISABLED

A16 SWAP OVERRIDE STRAP
 STP_A16OVR LOW = A16 SWAP OVERRIDE HIGH = DEFAULT




PCH_GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI




08/10 Change UH7.5 connection to +3V_PCH power rail
 08/10 Change R235 to 0ohms
 9/13 Delete UH7, RH235. Move RH236, CH106 to page 31

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title	PCH -DMI,FDI,PM,DP,CRT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-9241P		Rev	0.5
Custom		Date	Thursday, December 20, 2012	Sheet	14 of 56









07/23 Delete FN14 and FN15 off page symbol




PCIECLK REQ Pull UP Power Rail:
SUS Rail : 0 3 4 5 6 7
Core Rail: 1 2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision	0.5
Date: Thursday, December 20, 2012				Sheet	15 of 56



Security Classification	Compal Secret Data			Title	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9241P	0.5
				Date: Thursday, December 20, 2012	Sheet 16 of 56





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title
				PCH-PCIE, USB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.5
			Document Number	LA-9241P
			Date	Thursday, December 20, 2012
			Sheet	17 of 56




PLL ON DIE VR ENABLE
 ENABLED - HIGH(DEFAULT)
 DISABLED - LOW



Config	GPIO16,49
USB X4,PCIE X8,SATA X6	11
USB X6,PCIE X8,SATA X4	01



Fixed Signals				Muxed Signals		Fixed Signals						Muxed Signals		Fixed Signals			
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 4	SATA 5	SATA 0	SATA 1	SATA 2	SATA 3
				(00)	(00)							(00)	(00)				
				USB3 3	USB3 4							PCIE 1	PCIE 2				
				(01)	(01)							(01)	(01)				







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title	
				PCH- Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9241P	0.5
				Date: Thursday, December 20, 2012	Sheet 19 of 56



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title PCH - GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRONTRON CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9241P	Rev 0.5
Date: Thursday, December 20, 2012				Sheet	21 of 56

LCD POWER CIRCUIT




09/13 Modify J2E1 symbol and footprint.
 09/13 Modify J2E1 symbol and footprint.
 09/20 Correct circuit sheet issue, modify pin definit.


09/12 Modify J2E1 symbol and footprint.

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2011/06/29		2011/06/29		eDPI/LVDS CONN & Camera	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Doc No	LA-9241P				Rev
Issue	1/23/2011, December 26, 2011				6/5

SATA HDD CONN.




Place caps. near HDD C CONN.




Place caps. near HDD CONN.


SATA ODD CONN.





Place caps. near ODD CONN.



Place caps. near ODD CONN.





mSATA Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/23	Deciphered Date	2010/03/31	IBEX-M116-HDA/ITAG/SATA	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
REV	ISSUED BY	DATE	DESCRIPTION	REV	BY
01	LA-924IP				0.5
DATE: Thursday, December 20, 2012			Sheet: 23 of 38		

PWM Fan Control circuit



Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/23	Deciphered Date	2011/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal/FAN
Size	Document Number	Date	Sheet	Rev
Custom	LA-9241P	Thursday, December 20, 2012	24 of 56	0.5


WWAN



WLAN

WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_CTRL	HI	LO
BT_ON#	LO	HI




Mini Card Power Rating

Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	Normal
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

For Wireless LAN


Notes:
 Keep PVDD supply and speaker traces routed on the DGND plane.
 Keep away from AGND and other analog signals

PLACE CLOSE TO U1 PIN 13
 If Sense_A total length is greater than 6 inches, change C12 to 0.1uF






External MIC
 Combo Jack
 Headphone

Internal SPKR(front stereo speaker)




09/20 Delete RA13, CA20

09/03 Change UA1 P/N
 92HD91B2XSNL6XCX8_QFN48_7X7




07/06 Delete MIC_SENSE# circuit

07/06 Delete MUTE_LED circuit






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Customer	LA-XXXXP	Sheet	26	of	56
Date:	Thursday, December 20, 2012	Sheet	26	of	56

Speaker Connector




DOCK Audio




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2012/10/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	Audio SPK Conn/Jack/MIC
Size	C	Document Number	LA-9241P	Rev 0.5
Date	Thursday, December 20, 2012	Sheet	27	of 56


TPM1.2



ACCELEROMETER





Finger printer







Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/23	Deciphered Date	2006/09/25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9241P Rev 0.5
Date	Thursday, December 20, 2012	Sheet	28 of 56	


W=60mils




RJ-45 CONN.



- MDO0+ [33]
- MDO0- [33]
- MDO1+ [33]
- MDO1- [33]
- MDO2+ [33]
- MDO2- [33]
- MDO3+ [33]
- MDO3- [33]





Security Classification		Compal Secret Data	
Issued Date	2012/03/23	Deciphered Date	2009/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTAINING DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title Intel 82566 Nineveh			Size Document Number LA-9241P
Date:	Thursday, December 20, 2012	Sheet	29 of 56



LPC Debug Port










Pin	Signal Name	Function
1	NC	No Connection
2	NC	No Connection
3	NC	No Connection
4	NC	No Connection
5	NC	No Connection
6	NC	No Connection
7	NC	No Connection
8	NC	No Connection
9	NC	No Connection
10	NC	No Connection
11	NC	No Connection
12	NC	No Connection
13	NC	No Connection
14	NC	No Connection
15	NC	No Connection
16	NC	No Connection
17	NC	No Connection
18	NC	No Connection
19	NC	No Connection
20	NC	No Connection
21	NC	No Connection
22	NC	No Connection
23	NC	No Connection
24	NC	No Connection
25	NC	No Connection
26	NC	No Connection
27	NC	No Connection
28	NC	No Connection
29	NC	No Connection
30	NC	No Connection
31	NC	No Connection
32	NC	No Connection
33	NC	No Connection
34	NC	No Connection
35	NC	No Connection
36	NC	No Connection
37	NC	No Connection
38	NC	No Connection
39	NC	No Connection
40	NC	No Connection
41	NC	No Connection
42	NC	No Connection
43	NC	No Connection
44	NC	No Connection
45	NC	No Connection
46	NC	No Connection
47	NC	No Connection
48	NC	No Connection
49	NC	No Connection
50	NC	No Connection
51	NC	No Connection
52	NC	No Connection
53	NC	No Connection
54	NC	No Connection
55	NC	No Connection
56	NC	No Connection
57	NC	No Connection
58	NC	No Connection
59	NC	No Connection
60	NC	No Connection
61	NC	No Connection
62	NC	No Connection
63	NC	No Connection
64	NC	No Connection
65	NC	No Connection
66	NC	No Connection
67	NC	No Connection
68	NC	No Connection
69	NC	No Connection
70	NC	No Connection




Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/23	Deciphered Date	2010/03/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-92A1P	Rev
				0.5	Date
				Thursday, December 20, 2012	Sheet
				31	of
				56	

Parallel Port

TO LPC47N217N




07/13 Change R483.1 and R482.1 connection to +3VS. Change R330.1, R329.1, and R328.1 connection to GND. 07/20 Reserve SIO_GPIO44 PD R554, and modify R328, R329, R330 value to 4.7K. Modify R482, R483 value to 10K.



09/11 Add R601 4.7K to +3VS on signal SIO_GPIO42. Noninstall R601

Base I/O Address
0 = 02Eh
1 = 04Eh





11/07 Change R332 to 33 ohms, C205 to 82pF and install R332 and C205

GPIO44	GPIO43	GPIO42	GPIO41	GPIO23	
0	1	0	0	0	Viper 4 DIMM
1	1	1	0	0	Viper 2 DIMM

DOCK CONN. 184PIN



DOCKING CONNECT

- (1) PCI Express x1 channels
- (2) PS/2 Interfaces
- (2) USB 2. channels
- (2) SATA Channels
- (2) Display Port Channels
- (1) Serial Port
- (1) Parallel Port
- (1) Line In
- (1) Line Out
- (1) K245 (10/100/1000)
- (1) VGA
- (2) LAN indicator LED's
- (1) Power Button
- (1) 12C interface



Quick SW


GPU



IN	NC<-->COM	NO<-->COM
L	ON	OFF
H	OFF	ON

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2009/12/31	DOCK CONN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTENTS DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Size	Custom	Document Number	LA-9241P	Rev	0.5	Date	Thursday, December 20, 2012
				Sheet	33	of 56	

eDP MUX



DP MUX









Table 1. DDC Truth Table

EN	SEL	SD	FUNCTION
0	x	x	ALL SWITCHES HIGH PREFERENCE
1	0	0	SDA to SDA1
1	0	1	SDA to SDA2
1	1	0	SDA to SDA3
1	1	1	SDA to SDA2

Table 2. RGB/HSYNC_VSYNC Truth Table


EN	SEL	SD	FUNCTION
0	x	x	ALL SWITCHES HIGH PREFERENCE AND SD1, SD2, SD3, SD4, SD5, SD6, SD7, SD8, SD9, SD10, SD11, SD12, SD13, SD14, SD15, SD16, SD17, SD18, SD19, SD20, SD21, SD22, SD23, SD24, SD25, SD26, SD27, SD28, SD29, SD30, SD31, SD32, SD33, SD34, SD35, SD36, SD37, SD38, SD39, SD40, SD41, SD42, SD43, SD44, SD45, SD46, SD47, SD48, SD49, SD50, SD51, SD52, SD53, SD54, SD55, SD56, SD57, SD58, SD59, SD60, SD61, SD62, SD63, SD64, SD65, SD66, SD67, SD68, SD69, SD70, SD71, SD72, SD73, SD74, SD75, SD76, SD77, SD78, SD79, SD80, SD81, SD82, SD83, SD84, SD85, SD86, SD87, SD88, SD89, SD90, SD91, SD92, SD93, SD94, SD95, SD96, SD97, SD98, SD99, SD100






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/23	Deciphered Date	2011/06/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Smart Card	
Size	C	Document Number		Rev	0.5
Date:	Thursday, December 20, 2012	Sheet	37	of	56


Power Board Conn






TP/B Conn



Stick Point CONN



KB backlight Conn




Security Classification	Compal Secret Data		Title	
Issued Date	2012/03/23	Deciphered Date	2011/11/02	KB/TP/LED
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.5
Date:	Thursday, December 20, 2012	Sheet	38	of 56

VGA+Function Board


9/07 Remove JVGAI BTB connector

USB20




07/10 Modify JUB1 footprint and pin define.
07/24 Modify JUB1 pin define.

Function Board




9/07 Add JFUN1 connector
9/12 Modify JFUN1 pin define and footprint
09/26 Modify JFUN1 pin define to follow ME request

Card Reader Board




08/10 Change JCR1.21 connection to +3VS
08/10 Change JCR1.21 connection to +3VDS
07/19 Modify pin define for better return path
08/01 JCR1.16 connection to PCH_PCIE_WAKE#
10/16 Delete R602, connection JCR1.21 to +5VDS
09/19 Add R602, and noninstall.
07/30 Modify JCR1 pin define and footprint.
08/07 Change JCR1 footprint
08/08 Change JCR1 pin define

Thunderbolt



10/23 Add Q80 for iSCT_LED# circuit.
10/24 Change Q80 to 1K 0402 5% Q81 BSS138W-7-F_SOT23-3
10/16 Change JTB1.91 name to iSCT_LED#
10/23 Change netname to TBT_PB_DP10#
07/18 Add PWR_CD signal
07/31 Change JTB1.95 to +3VDS
07/18 Remove B+ and change to HDD_HALLTED
07/10 Modify JTB1 footprint and pin define.
07/17 Modify JTB1 pin define.
09/13 Modify JTB1 footprint.


NFC CONN



07/06 Add NFC connector
07/09 Modify Pin define.
07/30 Modify Pin define.
08/07 Modify JNFC1 footprint and pin define
08/08 Modify JNFC1 pin define
09/21 Delete R557, Non-install R358, C374

Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/23	Deciphered Date	2010/03/31	I/O CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	0.5
	LA-9241P	Thursday, December 20, 2012		Sheet	39 of 56

USB Power Switch




change power switch to high active parts
20120803



09/24 Delete Q79, Q80, C475, C477, C478, R588, R587.

Add DC to DC interface
2012/8/3

9/07 Add USB3.0 repeater and connector




Chip test mode enable,
3.3V tolerant. Internally pulled down at
-150KΩ.
TEST ==
L: Normal operation (default)
H: Test mode enable



Programmable output pre-emphasis level setting for channel A
3.3V tolerant. Internally pulled down at -150KΩ
[A_EQ1, A_EQ0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 5dB de-emphasis
HH: Reserved


Equalizer control and program for channel A
3.3V tolerant. Internally pulled down at -150KΩ
[A_EQ1, A_EQ0] ==
LL: adaptive EQ enable
LH: program EQ at 3.5dB
HL: program EQ at 6dB
HH: program EQ at 10dB





Equalizer control and program for channel B
3.3V tolerant. Internally pulled down at -150KΩ
[B_EQ1, B_EQ0] ==
LL: adaptive EQ enable
LH: program EQ at 3.5dB
HL: program EQ at 6dB
HH: program EQ at 10dB

Programmable output pre-emphasis level setting for channel B
3.3V tolerant. Internally pulled down at -150KΩ
[B_EQ1, B_EQ0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 5dB de-emphasis
HH: Reserved


USB3.0 Repeater




Follow ESD team recommend change ESD diode D5 D6
20120713




USB3.0 Connector




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/05/11	Deciphered Date	2013/05/11	USB3.0 CONN/Repeater		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-9241P	0.5	
				Date:	Thursday, December 20, 2012	Sheet 40 of 56






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title	DC Conn/BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	0.3
Date:	Thursday, December 20, 2012	Sheet	42	of	52



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CHARGER
Size	Document Number	Sheet	43	Rev
	15W		of	0.3
Date:	Thursday, December 20, 2012	Sheet	43	of
			52	



<1>5V=283KHz 3V=330KHz (Vin=6.5 ~ 12v)
 <2>5V=321KHz 3V=375KHz (Vin=12 ~ 25v)
 (By Rton= 68K ohm)


For HP request, 11/5
 3VDS_PG

For RF request, 11/5


for RF request, 8/6

SH0000PH00
 PL303
 4.7U 20% VMP10703AR-4R7M-Z01 5.5A


Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/13	Deciphered Date	2014/12/31	3VDSP/5VDSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size Custom	Document Number	Rev	Date	
	15W	0.3	Thursday, December 20, 2012 Sheet 44 of 52	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title	DDR Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number				Rev
	15W				0.3
Date:	Thursday, December 20, 2012	Sheet	45	of	52




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title	1.05VMP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number 15W
				Date:	Thursday, December 20, 2012
				Sheet	46 of 52
				Rev	0.3





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2014/12/31	Title	PWR-CPU_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Customer	Sheet	47	of	52

+VCC_CORE 2 X 470u/4m
30 X 22u/0805




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number LA-9371P				Rev 0.3
Date:	Thursday, December 20, 2012	Sheet	48	of	52




+1.5VSP  **+1.5VS**
+1.5V_PCIEP
TDC=0.46A
Peak Current=0.66A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	1.5VSP			
Size	Document Number			Rev
	15W			0.3
Date:	Thursday, December 20, 2012	Sheet	49	of 52



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title	ADP_OCP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	0.3
Date:	Thursday, December 20, 2012	Sheet	50	of	52



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title	Battery selector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number				Rev
	15W				0.3
Date:	Thursday, December 20, 2012	Sheet	51	of	52

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	43	Reserve PC130,129,131,139,133,132,134,140,136,135,137,141,143,142,144,145,146,147,148,149,151,150,152,153,138	2012/08/06		RF solution		
2	44	Reserve PC324,322,323,325326,327,328,329,330,331,302,303	2012/08/06		RF solution		
3	44	Add PC305,304,308,309	2012/08/06		RF solution		
4	45	Reserve PC419,401	2012/08/06		RF solution		
5	45	Add PC403,404,405	2012/08/06		RF solution		
6	46	Reserve PC512,513	2012/08/06		RF solution		
7	46	Add PC502,503	2012/08/06		RF solution		
8	48	Reserve PC264,267,266,269,265,268	2012/08/06		RF solution		
9	48	Add PC214,215,207,203,232,236	2012/08/06		RF solution		
10	48	Change PC233,234 from SF000001280 to SF000004M00	2012/08/09		Change the hieght to 6mm		
11	47	Change PR234 from 19.1K to 62K	2012/08/10		HP suggestion		
12	48	Change FQ203,204,211 from SB00000K300 to SB00000U200	2012/09/11		Design change		
13	48	Change FQ201,205,209 from SB00000SJ00 to SB00000W200	2012/09/13		Design change		
14	44	Change FQ301,302 from SB00000JM00 to SB00000IA00	2012/09/17		Design change		
15	44	Change FQ303 from SB00000CT00 to SB00000H700	2012/09/17		Design change		
16	44	Change FQ304 from SB00000N800 to SB00000TZ00	2012/09/17		Design change		
17	45	Change FQ401 from SB00000H800 to SB00000IA00	2012/09/17		Design change		
18	45	Change FQ402 from SB00000N800 to SB00000TZ00	2012/09/17		Design change		
19	46	Change FQ501 from SB00000H800 to SB00000IA00	2012/09/17		Design change		
20	46	Change FQ502 from SB00000N800 to SB00000H700	2012/09/17		Design change		
21	51	Reserve PR1101,1102,1103,1104,1105,1106,1107,PC1100,1102,PD1101	2012/10/2		HP suggestion		
22	45	Change PD401 from SC600000D00 to SCS00006400	2012/10/2		HP suggestion		
23	45	Change PR416 from SD034100380 to SD028470180	2012/10/2		HP suggestion		
24	43	Change PL101 from SH00000MR00 to SH00000NW00	2012/10/2		Design change		
25	23	Change PR240,243,249 from SD001470B80 to SD00000280	2012/10/2		Design change		
26	23	Reserve PL201	2012/10/2		Design change		
27	25	Reserve PL301	2012/10/2		Design change		

Security Classification		Compal Secret Data		Title	
Issued Date	2011/10/03	Deciphered Date	2014/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-924IP	0.3
				Date: Thursday, December 20, 2012	Sheet 52 of 52

Rev.	Item	Date	Impact	Page	Change Cause	Modify Description
0.2	1	7/6	CKT	13	-Follow HP GPIO table	-Change UH1.B17 to HDD_HALTED
0.2	2	7/6	CKT	14,37	-Follow HP GPIO table	-Change UH1.G17 and U30.26 to PWRSV_SEL#
0.2	3	7/6	CKT	15	-Follow HP GPIO table	-Change UH1.U4 to WLAN_TRAMSIT_OFF#
0.2	4	7/6	CKT, LAYOUT	16	-For NFC function	-Change UH1.H6 to NFC_RST#, and add QH10, RH238, RH239 for NFC SMBUS level shift
0.2	5	7/6	CKT, LAYOUT	18,23	-Follow HP GPIO table	-Change UH1.C16 to ODD_EN. Change Q25.1 netname to ODD_EN and Q25.2 netname to ODD_EN#
0.2	6	7/6	CKT, LAYOUT	18	-Follow HP GPIO table	-Change UH1.U12 and RH185.1 to NFC_INT
0.2	7	7/6	CKT, LAYOUT	19	-Add PU resistor to avoid issue.	-Add RH240 and RH241PU resistor of THERM_SCI# and WWAN_TRANSMIT_OFF#
0.2	8	7/6	CKT, LAYOUT	22	-eDP MUX	-Modify eDP connector signal source from eDP MUX.
0.2	9	7/6	CKT	23	-Power driving	-Change R1316 from 100K to 10K ohms
0.2	10	7/6	CKT, LAYOUT	25	-Change WWAN connector to NFCC	-Modify JMINI3 connector type and pin define
0.2	11	7/6	CKT, LAYOUT	26	-Move Mute circuit to S/B	-Move QA2 and R95 to S/B
0.2	12	7/6	CKT, LAYOUT	26	-Audio Combo Jack	-Delete MIC_SENSE# circuit.
0.2	13	7/6	CKT, LAYOUT	27	-Follow reference design	-Change C91 and C94 to 2.2uF as spec
0.2	14	7/6	CKT, LAYOUT	28	-No ACCELEROMETER LED	-Delete LED1
0.2	15	7/6	CKT, LAYOUT	29	-NIC yellow ban issue	-Add C350 and C373 to +1.05VM_LAN
0.2	16	7/6	CKT, LAYOUT	30	-Follow HP KBC pin define.	-Modify U17 pin define.
0.2	17	7/6	CKT, LAYOUT	34	-Avoid leakage issue	-Swap Q40 drain and source
0.2	18	7/6	CKT, LAYOUT	35	-MXM no display out issue	-Swap JMXM1 PEG TX and RX bus
0.2	19	7/6	CKT, LAYOUT	36	-Avoid eDP signal quality fail issue	-Change U42 to PS8321 which had include repeater function
0.2	20	7/6	CKT, LAYOUT	36	-To support DP1.2a	-Change U26 to PS8338 to support DP1.2a spec.
0.2	21	7/6	CKT, LAYOUT	39	-Add NFC function	-Add JNFC1 circuit.
0.2	22	7/9	CKT, LAYOUT	13	-HP request	-Delete PCH_XDP circuit
0.2	23	7/9	CKT, LAYOUT	13	-HP request	-Add QH11
0.2	24	7/9	CKT, LAYOUT	16	-HP request	-Delete U39, U40, RH232
0.2	25	7/9	CKT, LAYOUT	30	-HP request	-Delete 16pin SPI ROM socket
0.2	26	7/9	CKT, LAYOUT	30	-HP request	-Add R537,Q73
0.2	27	7/9	CKT, LAYOUT	35	-HP request	-Swap MXM port A and port C for layout smoothly
0.2	28	7/9	CKT, LAYOUT	38	-Follow spec pin define	-Modify JTP1 and JTP2 pin define
0.2	29	7/9	CKT, LAYOUT	39	-Follow spec pin define	-Modify JNFC1 pin define
0.2	30	7/10	CKT, LAYOUT	6,11,12	-Following Intel CRB by HP request	-Modify JCPU1 pin AM3,F16,F13 netname. Delete RC73,RC76,C13,C75. Add QD3,RD27,RD28
0.2	31	7/10	CKT, LAYOUT	8	-HP request	-Delete RC106, RC107
0.2	32	7/10	CKT, LAYOUT	30	-HP request	-Modify R537 to 10K ohms
0.2	33	7/10	CKT, LAYOUT	34	-HP request	-Modify R363 to 4.7K ohms
0.2	34	7/11	CKT, LAYOUT	36	-Follow vendor request	-Add CC75,CC76,CC77,CC78,CC79,CC80,CC81,CC82. Modify U26 circuit
0.2	35	7/11	CKT, LAYOUT	29	-HP request	-Delete R135, R139, R151, R152, R140, R142 for layout.
0.2	36	7/12	CKT, LAYOUT	22	-HP request	-Delete C6
0.2	37	7/12	CKT, LAYOUT	23	-HP request	-Delete C54. Add R539.
0.2	38	7/12	CKT, LAYOUT	24	-HP request	-Change U3 to TC7SET00
0.2	39	7/12	CKT, LAYOUT	24	-FAN module pin define wrong.	-Modify JFAN1 pin define by follow latest spec.
0.2	40	7/12	CKT, LAYOUT	37	-Follow latest Smart card module pin define.	-Modify J3 pin define.
0.2	41	7/12	CKT, LAYOUT	38	-Follow latest KB connector pin 1 location.	-Modify JKB1 pin define.
0.2	42	7/13	CKT, LAYOUT	27,39	-Reduce layout spacing	-Move R494,R495,LA5,LA9,CA37,CA38,DA4 to sub board
0.2	43	7/13	CKT, LAYOUT	30	-Correct KBC circuit	-Change U17.68, C179.1, C188.1 to +RTCVCC. -Delete R224, R460, R220, R223, R496, R497, R498, R499, R244, R269, R236, RH220. -Change RH222.1, RH223.1, RH224.1, CH97.1, CH98.1, UH5.8 to +3VDS -Reserve R541, R542 for NFC TX/RX
0.2	44	7/13	CKT, LAYOUT	39	-Follow ME connector list	-Modify JVGA1 footprint and pin define.
0.2	45	7/13	CKT, LAYOUT	39	-Follow ME connector list	-Modify JTB1 pin define, add WLBT_LED# signal.
0.2	46	7/16	CKT, LAYOUT	14	-ESD request	-Reserve CH107
0.2	47	7/16	CKT, LAYOUT	25	-ESD request	-Reserve C375
0.2	48	7/16	CKT, LAYOUT	27	-ESD request	-Change DA2 and DA3 P/N.
0.2	49	7/16	CKT, LAYOUT	27	-ESD request	-Delete DA1
0.2	50	7/16	CKT, LAYOUT	28	-ESD request	-Change D11 P/N
0.2	51	7/16	CKT, LAYOUT	29	-ESD request	-Change D12 and D13 P/N
0.2	52	7/16	CKT, LAYOUT	33	-ESD request	-Add D42
0.2	53	7/16	CKT, LAYOUT	37	-Follow HP latest generation smart card connector pin define.	-Modify J3 pin define.
0.2	54	7/16	CKT, LAYOUT	38	-ESD request	-Change D32 P/N.
0.2	55	7/17	CKT	11	-Correct connector name	-Change JP3 to JDIMM1
0.2	56	7/17	CKT, LAYOUT	36	-Change DP and eDP MUX to passive solution	-Modify U26 and U42 to P13VDP12412ZHEX and releate circuit.
0.2	57	7/17	CKT, LAYOUT	17,39	-Follow HP request	-Modify JTB1 pin define. Add CH108, CH109, CH110, CH111. Connect PCIe port 1 and port 2 to JTB1.
0.2	58	7/18	CKT, LAYOUT	14	-Follow HP request	-Delete RH186, and add QH12 to inversion PCH_GPIO56 signal for CR_SX_WARN#
0.2	59	7/18	CKT, LAYOUT	17	-Follow HP request	-Change RH165.2 net name to TB_HOT_PLUG# for TBT function.
0.2	60	7/18	CKT, LAYOUT	30,32	-Follow HP request	-Change JP6.13 connection to 8051TX_STBYLED# (instead of 8051TX_STBLED#) -Change Q35.2 connection to 8051TX_STBYLED# (instead of 8051TX_STBLED#) -Add a 100K pullup resistor between signal PVT_CS# and +3VDS power rail. -Make these resistors as non-install (from Install): R219,R266,R258,R253,R216,R264 -Make R215 install -Change R436 to 1K (from 10 ohm) -Make these resistors as install (from un-install): R242,R254,R500,R277,R269,R262,R218 -Make U18 as install.

Rev.	Item	Date	Impact	Page	Change Cause	Modify Description
0.2	61	7/18	CKT, LAYOUT	31	-Follow HP request	-Modify PM_APWROK circuit
0.2	62	7/18	CKT, LAYOUT	39	-Follow HP request	-Modify JTB1 connector pin define. Add HDD_HALTLED and PWR_GD
0.2	63	7/19	CKT, LAYOUT	16,30	-Follow HP request	-Reserve RH242 and RH243. Add off page symbol of PCH_SPI_WP# and PCH_SPI_HOLD#
0.2	64	7/19	CKT	20	-Follow Intel reference schematic V1.2	-Non-install CH101
0.2	65	7/19	CKT,LAYOUT	25	-Follow HP request	-Delete C79 and C85. Change R457.1 power rail to +3VDS
0.2	66	7/19	CKT,LAYOUT	30	-Follow HP request	-Delete R254
0.2	67	7/19	CKT,LAYOUT	32	-Follow HP request	-Change R483.1 and R482.1 connection to +3VS. Change R330.1, R329.1, and R328.1 connection to GND
0.2	68	7/19	CKT,LAYOUT	36	-Follow HP request	-Delete CC70, CC71, CC75, CC76, CC77, CC78, CC79, CC80, CC81, CC82
0.2	69	7/19	CKT,LAYOUT	39	-Follow HP request	-Modify pin define JVGA1 and JCR1 pin define for better return path
0.2	70	7/19	CKT,LAYOUT	40	-Follow HP request	- Connect signal ADP_ID_CHK to pin 78 of KBC via a 0 ohm resistor (install this resistor). - Connect NFC_RX to pin 86 of KBC directly, and then move R541 (install) between ADP_ID_CHK and pin 86 of KBC. - Connect NFC_TX to pin 87 of KBC directly, and then move R542 (install) between pin 87 of KBC and signal PLT_SEL.
0.2	71	7/20	CKT,LAYOUT	14	-Follow HP request	-Add ME debug connector JME1
0.2	72	7/20	CKT,LAYOUT	16	-Follow latest ME drawing.	-Correct screw hole size.
0.2	73	7/20	CKT,LAYOUT	19,20	-Follow HP request.	-Delete CH60, CH62, CH63, CH102
0.2	74	7/20	CKT,LAYOUT	19,21,38	-Follow HP request.	-Add RA28 and Q75 for REC_MUTE_CTRL_KB signal. Modify JKB1 pin define.
0.2	75	7/20	CKT	27,38	-Follow ESD request.	-Change DA2, DA3, D32 P/N
0.2	76	7/20	CKT,LAYOUT	29,34	-Follow HP request.	-Change C110 to 22uF, Delete C231. Change Q170A location to Q7A
0.2	77	7/20	CKT,LAYOUT	30	-Layout smooth	-Modify RP1 pin define.
0.2	78	7/20	CKT,LAYOUT	30	-Follow HP request.	-Add D44 and D45
0.2	79	7/20	CKT,LAYOUT	31	-Follow HP request.	-Modify PWR_GD circuit.
0.2	80	7/20	CKT	37	-Vendor's suggestion	-Change C258 and C255 to 1uF. Non install RH225.
0.2	81	7/20	CKT	38	-Modify for 2 DIMM and 4 DIMM SKU.	-Reserve SIO_GPIO44 PD R554, and modify R328, R329, R330 value to 4.7K. Modify R482, R483 value to 10K
0.2	82	7/23	CKT,LAYOUT	14	-Schematic wrong.	-Connection RH55.2 to power rail +RTCVCC
0.2	83	7/23	CKT,LAYOUT	14	-Follow HP request.	-Move QH12 to sub board. Add CR_SX_WARN# PU 10K ohms RH244
0.2	84	7/23	CKT,LAYOUT	15,17,18	-No connection to other page.	-Delete FN14, FN15, USB_OC0#_R, USB_OC1#_R, USB_OC2#, USB_OC3#, USB_OC4#_R, PCH_GPIO24, FN_CLK2, PCH_GPIO37 off page symbol.
0.2	85	7/23	CKT,LAYOUT	16	-Follow latest ME drawing.	-Modify screw hole size.
0.2	86	7/23	CKT,LAYOUT	17	-Correct net name	-Change RH171.1 connection to ODD_EN
0.2	87	7/23	CKT,LAYOUT	18,29,30,34	-Follow VBK10	-Non install RH184 and RH185. Add C389, C390, C391, C392. Change C121 to 1000pF. Change C322 to 100pF. Delete Q37, R366, R361.
0.2	88	7/23	CKT,LAYOUT	22,30	-Follow RF request.	-Reserve C393, C394, CH112
0.2	89	7/23	CKT,LAYOUT	26	-MIC_SENSE circuit had been removed.	-Delete RA7.
0.2	90	7/23	CKT,LAYOUT	27	-Reduce layout spacing	-Combine QA2B with QA1A.
0.2	91	7/23	CKT,LAYOUT	31	-Follow HP request.	-Change R286 to 10K
0.2	92	7/23	CKT,LAYOUT	36	-Follow HP request.	-Combine Q63 and Q72 to Dual channel Q76. Delete R516, R545, CC84, C371.
0.2	93	7/23	CKT,LAYOUT	36	-Modify netname to more clear.	-Change SEL to SEL_eDP_MUX. Change SEL_DP to SEL_DP_MUX
0.2	94	7/23	CKT,LAYOUT	17	-Layout smooth	-Modify RPH1 and RPH2 pin define
0.2	95	7/24	CKT,LAYOUT	25	-Follow latest NGFF pin define.	-Modify JMINI3 pin define.
0.2	96	7/24	CKT,LAYOUT	28	-Follow latest FP spec.	-Modify JFP1 pin define.
0.2	97	7/24	CKT,LAYOUT	30,38	-Follow EMI request	-Add C420, C421, C422, C423, C424, C425, C426, C427, C428, C429, C430, C431, C432, C433, C434, C435, C436, C437, C438, C439, C440, C441, C442, C443, C444, C445, C446, C447, C448, R555 and C419. Change R437.2 netname to PCH_SPI_CLK_EC.
0.2	98	7/24	CKT,LAYOUT	39	-Follow HP request	-Modify JUB1 pin define.
0.2	99	7/25	CKT,LAYOUT	5,9,20	-Follow HP request	-Delete RC24, RC96. Change UH1 pin AJ12 and AJ14 connection to +1.05VS
0.2	100	7/25	CKT,LAYOUT	30	-Follow HP request	-Change U18 to socket and add &UH2 for KBC ROM
0.2	101	7/25	CKT,LAYOUT	30	-Follow HP request	-Connect JP6.13, U17.115, and R255.1 to TX_STBY_LED. Add R559, R560, and Q77
0.2	102	7/25	CKT,LAYOUT	36	-Reduce layout spacing	-Combine Q56 and Q57 to dual channel Q79
0.2	103	7/25	CKT,LAYOUT	25	-Follow latest NGFF spec	-Modify JMINI3 and JSIM1 pin define.
0.2	104	7/26	CKT,LAYOUT	16,30	-Follow HP request	-Install RH242, RH244. Add R561, R562. Noninstall R541, R542
0.2	105	7/26	CKT,LAYOUT	28	-Follow RFQ spec	-Change U11 to SLB9656
0.2	106	7/27	CKT,LAYOUT	36	-Follow HP request	-Add R563, R564
0.2	107	7/30	CKT,LAYOUT	5	-Follow Intel reference schematic	-Non install QC1
0.2	108	7/30	CKT,LAYOUT	16	-Follow RF request	-PCH_SPI_CLK reserve CH113 to GND
0.2	109	7/30	CKT,LAYOUT	22,39	-Follow HP request	-Change R10.1 to +5VDS and Q20.3 to +3VDS for layout easy. Modify JVGA1 and JCR1 pin define.
0.2	110	7/30	CKT,LAYOUT	23	-Follow latest connector list	-Modify JHDD1, JODD1 and JCR1 footprint.
0.2	111	7/30	CKT,LAYOUT	39	-Correct JNFC1 pin define	-Modify JNFC1 pin define.
0.2	112	7/31	CKT,LAYOUT	25,39	-Follow HP request	-Modify Q4A circuit. Change JTB1.95 connection to +3VDS.
0.2	113	7/31	CKT	25	-Wireless LED fail issue.	-Install Q29 and Q31
0.2	114	7/31	CKT,LAYOUT	26	-No LOGO KBL function	-Delete Q21, Q22, R454, R14. Delete JEDP1.35 signal
0.2	115	7/31	CKT,LAYOUT	14	-Correct netname	-Change RH62.2 netname to PWRSV_SEL#
0.2	116	8/01	CKT,LAYOUT	23,33,39	-HP request	-Swap SATA bus port 2 and port 5. JCR1.35 connection to PCH_PCIE_WAKE#
0.2	117	8/01	CKT,LAYOUT	18,23,25	-HP request	-Uninstall Q68, R459. Change PCH.AT3 and RH180.2 netname to Sec_HDD_DET. Change PCH.AP1 and RH180.2 to mSATA_DET#. Delete Q48. Add R565.
0.2	118	8/01	CKT,LAYOUT	24	-PWR request	-Change R492.2 connection to KBC_PWR_ON
0.2	119	8/01	CKT	30	-Follow RFQ spec	-Change KBC symbol to SMC1322
0.2	120	8/03	CKT,LAYOUT	6,11,13,18	-HP request	-Add CC84, CC85, CC86. Change RD6 to 33ohms. RH33.1 connection to GND. Delete RH201, RH202. Q4.2 connection to BT_ON
0.2	121	8/03	CKT,LAYOUT	22	-Layout smooth	-Swap L3 pin define for layout smooth
0.2	122	8/03	LAYOUT	23	-Follow ME connector list	-Modify JODD1, JMINI3 footprint
0.2	123	8/03	CKT,LAYOUT	25,30,39	-HP request	-Q4.2 connection to BT_ON. Change R437 to 33 ohms. Change R540 to 4.7K. Change JVGA1 pin 39 and 40 connection to +3VDS
0.2	124	8/03	CKT,LAYOUT	30	-RF request	-Add CH114
0.2	125	8/06	CKT,LAYOUT	9,15	-HP request	-Reserve CC87. Change JCPU1 pin AM43 and pin AL44 ball name

VBL20 from DB0 to DB1 LA-9241P REV:0.1 -> 0.2 Modify <2012.07.04.~2012.08.14. >

Rev.	Item	Date	Impact	Page	Change Cause	Modify Description
0.2	126	8/07	CKT, LAYOUT	7,16,25,29	-Follow HP request	-Change RC78 to 10Kohms. Install RH148 and change to 2.2Kohms. Add R567, R568 and R569.
0.2	127	8/07	CKT, LAYOUT	30	-Correct netname	-Change TX_STBY_LED net name to TX_STBY_LED#
0.2	128	8/07	CKT, LAYOUT	11,12,13,30,38,39	-Follow latest ME connector list	-Modify JDIMM1, JDIMM2, JBATT1, JKB1, JCR1, JNFC1, JP6 connector footprint
0.2	129	8/08	CKT, LAYOUT	22,35	-RF request	-Reserve C449, C450, C451
0.2	130	8/08	CKT, LAYOUT	39	-Follow latest ME connector list	-Modify JCR1 and JNFC1 pin define.
0.2	131	8/09	CKT	39	-Follow latest ME connector list	-Modify JMXM1 footprint
0.2	132	8/10	CKT, LAYOUT	5,14,30	-Follow HP request	-Add RC106 and change UC1.1 connection to VR_ON. Change UH7.5 and UH3.5 connection to +3V_PCH power rail. Change RH235 to 0ohms. Add RH245 and connection to VCC1_PWRGD. Change R277.1 and R253.2 connection to VR_ON
0.2	133	8/10	CKT	39	-Add +3VDS power rail for USB repeater	-Change JCR1.21 connection to +3VDS
0.2	134	8/10	CKT	38	-Follow TP module pin define	-Modify JTP1 pin define.
0.2	135	8/10	CKT, LAYOUT	34	-RF request	-Reserve C452, C453, C454, C455, C456, C457, C458
0.2	136	8/14	CKT		-Material EOL	-Change Q59, Q70, Q55, Q58, Q68, Q75, Q39, Q61, Q51, Q52, Q53 to SB000009Q80 (S TH 2N7002KW 1N SOT323-3)
0.2	137	8/14	CKT	24,25,30,32	-Material EOL	-Change D4, D8, D10, D21, D27 to SCS00000Z00 (S SCH DIO RB751V-40 SOD-323)

VBL20 from DB1 to DB2 LA-9241P REV:0.2 -> 0.3 Modify <2012.09.03.~ 2012.09.28 >

Rev.	Item	Date	Impact	Page	Change Cause	Modify Description
0.3	1	9/03	CKT	26	-Chang UA1 to HP P/N	-Change UA1 P/N to 92HD91B2X5NLGXWCX8
0.3	2	9/03	CKT	30,31	-Follow HP request	-Install R451, R452. Noninstall R561, R562, R284. Change R282 to 10K ohms. Change R289 to 11.5k ohms
0.3	3	9/07	CKT	30,36	-No used	-Delete TX_STBY_LED#, VGA_RED, VGA_GRN, VGA_BLU, VGA_DDCCLK, VGA_DDCDATA, CRT_HSYNC, and CRT_VSYNC off page symbol
0.3	4	9/07	CKT, LAYOUT	36,39,40	-Follow latest ME drawing	-Add VGA circuit and connector. Remove JVG1 BTB connector. Add JFUN1 connector. Add USB3.0 repeater and connector
0.3	5	9/10	CKT, LAYOUT	25	-Follow HP request	-Delete WWAN_FULL_PWR and WWAN_RSVD2 PU R599 and R600 to +3V_WWAN. Delete T126 and T128
0.3	6	9/10	CKT, LAYOUT	30	-Follow HP request	-Delete R219, R258, R500, R262, R264, R266, R216, R241, R242, R253, R549, R271. Change U17 pin69 to KBC_XTA2, pin 71 to KBC_XTAL1. Add C487, C488, Y4 Connect EC_MUTE# to KBC.91. MAIN_BAT_DET# to KBC.92. pin 70 of KBC to GND. ADP_ID_CHK signal to KBC.78. AIDP_EN signal to KBC.63
0.3	7	9/11	CKT, LAYOUT	5,9,10,14,15,17,20,31,32,33	-Follow HP request	-Delete RC102 and RC103. Connect CPU_AL35 pin to VCCSENSE. Connect CPU_AK35 pin to VSSSENSE. Delete RH165 and connect PCH.M1 to TB_HOT_PLUG# directly. Connect RPH1.3 to TB_HOT_PLUG# directly. Delete RH226 and connect pin AD12 of PCH to +3V_PCH power rail. Delete RC106 and connect UC1.1 to VR_ON. Noninstall RC36,RC38,RC40,RC43,RC45,RC47. Delete RC66. Connect CPU_AT26 pin to CPU_PLTRST#. Delete RC30. Connect CPU_AL34 pin to H_CPUUPWRGD. Change RC55.1 connection to H_CPUUPWRGD. Delete RC27. Connect CPU_AM35 pin to PCH_THERMTRIP#. R. Delete RC93 and connect SLP_S3# to QC5.5. Delete R351. Connect EN_P1V5 to JDOCK1.140. Change C299 to 0.01uF. Delete R336 and connect C299.1 to ON/OFFBTN_KBC#. Connect ON/OFFBTN_KBC# to JDOCK1.49. Delete R287. Connect joint point of R286.1 and U18.1 to VR_ON. Add R601 4.7K PU to +3VS on signal SIO_GPIO42. Noninstall R601. Delete RH92, RH93, RH221, RH94, RH95, RH107, RH103, RH203, RH114, RH116, RH205, RH122, RH124, RH126, RH127, RH128, RH130
0.3	8	9/12	CKT, LAYOUT	30	-Follow HP request	-Delete R543, R561, R562. Delete signal ADP_ID_CHK connection to KBC.86 pin. Delete R249 and connect signal OCP_PWM_OUT to KBC.59 pin. Delete R251 and connect signal PM_PWROK to KBC.60 pin. Delete R256 and connect signal EN_P1V5 to KBC.38 pin. Delete R277 and connect signal VR_ON to KBC.72. Change RP1 and RP2 to 100K.
0.3	9	9/12	CKT, LAYOUT	38,	-ME move LID SW from Power board to Function board.	-Modify JPWR1 and JFUNC1 connector pin define.
0.3	10	9/12	CKT, LAYOUT	37	-ME rotate Smart connector 90 degree.	-Modify J3 pin define.
0.3	11	9/13	CKT, LAYOUT	16	-Follow latest ME drawing	-Delete H4, H32, H34, H41, JP2. Add H42, H43, H44, H45, H46. Modify JEDP1, JSIM1, JFP1, JVGA2, J3, JKB1, JTP1. JFUN1 pin define and footprint.
0.3	12	9/14	CKT, LAYOUT	14,31	-Follow HP request	-Delete UH7, RH235. Move RH236, CH106 to page 31. Modify POWER OK circuit
0.3	13	9/14	CKT, LAYOUT	22,30,38,39,40	-Follow ME and DFX request	-Modify JEDP1, UH5, JTB1, JUSB1 and JKB1 pin define and footprint.
0.3	14	9/17	CKT, LAYOUT	40	-Layout request	-Swap L35, L36, L37 for layout smoothly.
0.3	15	9/17	CKT, LAYOUT	38	-Follow ME connector list	-Change JPWR1 footprint and pin define.
0.3	16	9/17	CKT, LAYOUT	38	-Follow Keyboard spec	-Modify JKB1 pin define.
0.3	17	9/18	CKT, LAYOUT	28	-Follow ME drawing	-Modify JFP1 pin define.
0.3	18	9/19	CKT, LAYOUT	13,39	-Follow HP request	-Add a 0ohm resistor between JCR1.5 and signal PCH_PCIE_WAKE#. Then make this resistor open. Change QH11 to P MOS. Change RH30 to 2.2K ohms
0.3	19	9/19	CKT, LAYOUT	34	-Layout smooth	-Delete J2
0.3	20	9/20	CKT, LAYOUT	14,26,30,37	-Follow HP request	-Change RH74 to 100K. Change RH147.1 power rail to +3VS. Delete RA13, CA20. Change R227 to 3K. Delete R393, CC67, and connector U30.23 to PLT_RST#.
0.3	21	9/20	CKT, LAYOUT	22	-Correct circuit short issue	-Modify JEDP1 connector circuit. Add one more +3VS power pin for power consumption
0.3	22	9/20	CKT, LAYOUT	22,26	-Change to common part.	-Change D3 and DH1 to RB751V-40_SOD323-2
0.3	23	9/21	CKT, LAYOUT	8,13,30,39	-Follow HP request	-Reserve CFG9 PD resistance RC106. Non-install RH39, RH40, RH41, RH44, RH48, RH47, RH46. Change R436 to 100K and connection R436.2 to GND. Delete R557, Non-install R358, C374
0.3	24	9/21	CKT, LAYOUT	36	-Netname issue.	-Change L29.2 netname to DAC_RED. L30.2 netname to DAC_GRN. L31.2 netname to DAC_BLU
0.3	25	9/23	CKT, LAYOUT	5,30,31,47	-Follow HP request	-Change netname VR_ON to PWR_GD, change netname PWR_GOOD_3 to VGATE
0.3	26	9/24	CKT, LAYOUT	20,30	-Follow HP request	-Non install D21. Delete RH213, RH216, and change netname
0.3	27	9/24	CKT, LAYOUT	40	-No need another DC/DC circuit to provide +3VDS_P to U44.	-Delete Q79, Q80, C475, C477, C478, R588, R587. Change +3VDS_P power rail to +3VS.
0.3	28	9/25	CKT, LAYOUT	22	-Change +3VS, +5VS and +LCDVDD power rail solution	-Delete R9, R10, R11, Q12, Q20, C1, C7, C8, U24, C226, C221, C222, U25, C218, C223, C219, C227, R354, R356, R357, Q9. Add U47, C497, C498, C499, U45, R603, C489, C490, C491, C492, U46, R604, C493, C494, C495, C496. Uninstall R370, R373, Q43, Q44, R490
0.3	29	9/25	CKT, LAYOUT	30	-Follow HP request	-Install R237, R235, R234, R233, R231
0.3	30	9/25	CKT, LAYOUT	31	-Reserve for EC CLK issue	-Reserve R605 and connect R605.1 to SUSCLK_KBC
0.3	31	9/26	CKT, LAYOUT	5,22,34,40	-Follow HP request	-Change JXDP1.47 connection to PM_PWROK via a 0ohm resistor. Add a C502 (10uF cap) for +3VS decoupling. Change C489 and C492 value to 10uF or 4.7uF. Change C494 and C496 to 10uF or 4.7uF. Change C499 value to 4.7uF and make R480 as install. Change C493 and C490 to 0.01uF
0.3	32	9/26	CKT, LAYOUT	34	-Correct Netname	-Change R375.1 connection netname to SLP_S3#
0.3	33	9/26	CKT, LAYOUT	38,39	-Follow ME request	-Modify JP9 and JFUN1 pin define.
0.3	34	9/26	CKT, LAYOUT	34	-Follow HP request.	-Modify +1.05VS power circuit.
0.3	35	9/27	CKT, LAYOUT	33,35,38	-Follow HP request.	-Delete R339, R340, R341, R342. Add R606, R607, R608 PU to +3VS. Change R408 to 200K ohms. Uninstall C295.
0.3	36	9/27	CKT, LAYOUT	29	-Material shortage issue	-Change Y2 to smaller (32x25 mm) package.
0.3	37	9/28	CKT, LAYOUT	34	-Follow HP request.	-Add C503
0.3	38	10/09	CKT	16	-Follow HP request.	-Change RH152, RH153 to 499ohms.

VBL20 from DB1R to S11 LA-9241P REV:0.3 -> 0.4 Modify <2012.10.11.~ 2012.11.09>

Rev.	Item	Date	Impact	Page	Change Cause	Modify Description
0.4	1	10/11	CKT, LAYOUT	26,27	-Follow IDT request	-Change RA14 to 0 ohm. Change C91, C94 to 150u. Change R97, R98, R102, R104 to 1%. Non-install R106, R107. Change C95 to 0.47u X5R. Change QA1.4, R110.2, Q6.1, R111.2, Q6.4 to AGND.
0.4	2	10/11	CKT,	33	-Follow ESD request.	-Non-install D42. Install D32.
0.4	3	10/11	CKT, LAYOUT	35	-Follow HP request	-Re-arrange MXM DP port. Port A for Thunder Bolt. Port B for Dock. Port C for EDP. Port D for SWITCH
0.4	4	10/12	CKT, LAYOUT	5,14,30,34	-Follow HP request	-Reserve RC108, UH6, CH116, R610. Change U17.85 and R276.1 connection netname to RSMRST#_EC. Change R455 to 47K. Add Q18A, C504, R609. Modify +3V_PCH power circuit
0.4	5	10/16	CKT, LAYOUT	9,14,25,29,30,34,39	-Follow HP request	-Install R567, D21. Add R612, R616, Q80, R614, Q79. Delete R602, C504, R609, R456, Q67B, R218, R239, R240, R540, Q74, R247, C322, C186, R230, R64. Change R568.1, R569.1 and R245.1 connection to KBC_WAKE#. Remove current VCC1_PWRGD connection to JP6.16. Then add a 4.7 K resistor between JP6.16 and new signal VCC1_PWRGD_SUS#. Change R215.2 to GND. Change R227 to 3.3K. Add a R615 PD for U7.102. Change U7.102 connection to PLT_DET. Change R248 to 200k ohms. Change R248.1, U17.77 connection to VCC1_PWRGD_SUS#. Change R243.1 and U7.125 connection to CHR#_RST. Change R243 to 100K. Change R243.2 connection to GND. Change R436.2 connection to +3VDS. Change JTB1.91, U17.41 and R436.1 connection to ISCT_LED#. Change D21.2 connection to PM_APWROK. Modify +3V_PCH power circuit. Change JCR1.5 connection to +5VDS.
0.4	6	10/17	CKT, LAYOUT	14,30	-Follow HP request	-Change R614.1 connection to +3V_PCH. Correct R227 to 10K.
0.4	7	10/18	CKT, LAYOUT	5,9,14,16,20,24,25,30,34,35	-Follow HP request	-Change R615 to 470K, R610 to 470 ohm, R614 to 10K ohms, R612, R137, R606, R607 and R608 to 4.7K ohms, RC108 to 10K ohms. Delete Q67A, QC1, RC12, Q80, R461, Q2, RC90. Install RH209, R492, RC108, R613, CH116 and UH6. Uninstall QC3, RH148, RH67, RH208. Change R492.2 connection to PCH_THERMTRIP#_R Connection R614.1 to PM_RSMRST#. Modify +1.35VS power circuit
0.4	8	10/23	CKT, LAYOUT	14,20,30,34,39	-Follow HP request	-Delete R612. Reserve R616 between KBC_124 pin and signal SIO_SLP_SUS#. Uninstall RH209, Q79, R614, R613, CH116 and UH6. Install RH67, RH208. Change PCH.AL6, JTB1.91 and RH244.2 connection to TBT_PP_GPIO#. Add Q80 for ISCT_LED# circuit
0.4	9	10/24	CKT, LAYOUT	18,25,28	-Follow HP request	-Add R618, R619, R620, R621. Delete R567, and connect JMINI3.15 to WLAN_WAKE# directly. Change ACCEL_INT# connection to U9.11. Change RH176.2 connection to GND and make RH176 install. Change RH188 as install
0.4	10	10/25	CKT, LAYOUT	14,18,25,29,34,35	-Follow HP request	-Add R247, Q63. Change RH70 to 200k ohms. Add LANWAKE# PU RH248 to +3VDS. Delete R618, R89. Change R455 to 200k. Add PD R622. Change Q61 and Q62 to dual channel 7002
0.4	11	10/25	CKT, LAYOUT	30	-Solve KBC external crystal can not work issue.	-Reserve R624 and connection to SUSCLK_KBC
0.4	12	10/26	CKT, LAYOUT	13,14,15,29,32,36	-Follow Compal HW request	-Delete RH56, RH57, RH59, RH60, RH66, RH69, RH71, RH98, RH99, RH100, RH141, RH234, RH139, RH108, RH110, RH111, RH112, R160, R161, R162, R163, R320, R477, R478, R464, R465, R466, R467, R472, R473, R474, R475, R468, R469, R470, R471, R479, R484, R485, R486, R318, R319, R321, R322, R570, R571, R572. Add RP7, RP8, RP9, RP10, RP11, RP12, RP13, RP14, RP15, RP16, RP17, RP18, RP19.
0.4	13	10/26	CKT, LAYOUT	13,14,15,29,32,36	-For layout smoothly.	-Rearrange RP11, RP8, RP17, RP13, RP14, RP15, RP16, RP12, RP10, RP7 pin assignment for layout smoothly.
0.4	14	10/26	CKT, LAYOUT	38	-Move LID switch to PWR board by ME request.	-Change JPWR1 to 6 pin, and modify the JPWR1 pin define.
0.4	15	10/26	CKT, LAYOUT	13,14,17,18,23,29,30,32,34,38	-Follow HP request.	-Delete R153, R481, R565. Swap QH11A.2 and QH11B.5 connection. Change RH75.2 and PCH.K7 connect to BATLOW#. Change PCH.U7 connect to BT_OFF. Change PCH.P3 and RPH2.4 connect to WWAN_DET#. PCH. Delete A20GATE and VCC1_PWRGD_SUS# off page symbol. Change RH180.2 and UH1.AP1 connect to PCH_GPIO_35. Change RH198.1 and UH1.AT3 connect to PCH_GPIO_36. Change R376 to 10k. Change R376.1 connect to +3VDS. Connect Q34.3 to LED_LINK_LAN_DOCK# with R625, and delete LED_LINK_LAN_DOCK# connection to Q34.1. Delete R157 and connect Q34.1 and signal LED_LINK_LAN#_R. Connect U22.26 pin to signal mSATA_DET#. Change R455.2 connection to B+. Change Q36 to AQ3413.
0.4	16	10/29	CKT, LAYOUT	18,35	-Follow HP request.	-Change RH179 to 100ohms. Delete R137, Q82.B. Add D52
0.4	17	10/31	CKT, LAYOUT	18,36	-Follow ME request.	-Change JODD1, JVGA2, JKB1 footprint
0.4	18	10/31	CKT, LAYOUT	18,37	-Follow HP request.	-Change R291.1 connection to +5VL. Change R291 to 105K_1%
0.4	19	11/01	CKT, LAYOUT	31	-Follow HP request.	-Change R304.1 connection to +5VL. Change R304 to 88.7k +-1%. Uninstall R306.
0.4	20	11/01	CKT, LAYOUT	13,15,37	-Material shortage issue	-Change Y3, YH1, YH2 to small package
0.4	21	11/01	CKT, LAYOUT	22,30,37,38	-Follow HW request	-Uninstall Y4, C487, C488. Delete C23, C80, C82, C111. Change U30 to AU9560-GBS-GR. Add R626
0.4	22	11/02	CKT, LAYOUT	29	-Follow HP request.	-Reserve C504. Add C505
0.4	23	11/05	CKT, LAYOUT	27	-Audio Jack change to normal open type	-Delete R174, QA1B. HP_SENSE# connection to R167.1
0.4	24	11/05	CKT, LAYOUT	38	-Follow ME request	-Modify JKB1 pin define to follow ME request.
0.4	25	11/05	CKT, LAYOUT	39	-Smart Card Reader AU9560-GBS-GR no need external crystal	-Uninstall Y3, CV33, CV34
0.4	26	11/06	CKT, LAYOUT	9,14,22, 25	-Follow HP request	-Change QC5A.2 and QC5B.5 connection to SLP_S3. Change PCH.D2 pin connection to DDR3_SET. Delete Q68, R459. Change R458 to 0ohm. Change JMINI3.13 connection to signal WWAN_DET#. PCH. Change JMINI3.65 connection to GND. Change C498 to 4700pF
0.4	27	11/06	CKT, LAYOUT	12	-Follow RF request	-Add C506, C507, C508, C509, C510, C511
0.4	28	11/07	CKT, LAYOUT	5	-Follow ESD request	-Delete RC36, RC38, RC40, RC43, RC45, RC47 by ESD request. Add T144, T145, T146, T147, T148, T149
0.4	29	11/07	CKT, LAYOUT	23,32	-Follow RF request	-Change C48 and C58 to 68pF. Change R332 to 33 ohms, C205 to 82pF and install R332 and C205
0.4	30	11/08	CKT, LAYOUT	23,33	-Follow HP request	-Delete D52. Add Q83, R627
0.4	31	11/09	CKT	16,34,35	-Follow HP request	-Change RH152 and RH153 value to 2.2K. Change C491 and C495 to 4700pF. Change R627 to 4.7K.

VBL20 from S11 to S12 LA-9241P REV:0.4 -> 0.5 Modify <2012.12.12.~ >

Rev.	Item	Date	Impact	Page	Change Cause	Modify Description
0.5	1	12/12	CKT, LAYOUT	9,14,28,30,31	-Follow HP request	-Uninstall QC4, RC92, CC39, RC89, QC5 and RC88. Add J4, Q84, Q85. Delete Q79, R615, UH6, R613, R617, R227, CH116, R605. Change RH222, RH223, RH224, R615, R248 to 100K. Remove R611. Connect JP6.16 to VCC1_PWRGD_SUS#. Install R624. Change CH115 to 0.22uF
0.5	2	12/12	CKT, LAYOUT	35	-Material shortage issue.	-Change U34, U35, U36 to small package
0.5	3	12/13	CKT	9,28	-Follow HP request	-Install RC88. Change JFP1.11 netname to FPR_OFF_C
0.5	4	12/20	CKT	35,36	-Solve CRT switch issue	-Uninstall R91,R92,R93. Change RP19 to 150 ohms

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/5	Deciphered Date	2010/12/01	Title	HW PIR3
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-9241P
				Date:	Thursday, December 20, 2012
				Sheet	56 of 56

www.s-manuals.com