

Compal Confidential

PEW71/91/51 M/B Schematics Document

Intel Arrandale Processor with DDRIII + Ixex Peak-M
NV N11P-GV2H and N11P-GE

2010-06-07

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869	Rev C
				Date:	Wednesday, June 30, 2010	Sheet 1 of 56


Compal Confidential

Model Name : NEW71/91

File Name : LA5893P

Fan Control
page 41

Clock Generator
IDT: 9LVS3199AKLFT
Realtek: RTM890N-631-VB-GRT
133/120/100/96/14.318MHZ to PCH
page 12



Security Classification	Compal Secret Data		Title
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Document Number	401869	
Date:	Wednesday, June 30, 2010	Sheet 2 of 56

SHEMATICS, MB A5893

Rev C

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGF_X_CORE	Core voltage for Arrandale GPU (only for arrandaleCPU)	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for ARD CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VTT to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3V	+3VALW to +3V power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5V	+5VALW to +5V switched power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

BOM Config move to page 56

VRAM BOM Config
 X7621@: X76198BOL21 ALT. GROUP PARTS 1G SAM
 X7622@ X76198BOL22 ALT. GROUP PARTS 1G HYN

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	ClOCK
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

BTO Option Table





BTO Item	BOM Structure
UMA ONLY	UMA ONLY@
Discrete	DIS@
Discrete Only	DIS ONLY@
VRAM	X76@
Switchable	SG@
UMA ONLY & OPTIMUS	UMOP@
3G	3G@
Blue Tooth	BT@
OPTIMUS	OPT@
NonSG SKU	NonSG@
NEW71	71@
NEW91	91@
N11P-GV2H	GV2H@
N11P-GE1	GE1@
N11P-GV2H-A2	GV2HA2@
N11P-GV2H-A3	GV2HA3@
Non OPT SKU	NonOPT@
SG or OPT	SGOPT@

USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB Port (Left Side)
	UHCI1	2	USB/B (Right Side)
		3	
	UHCI2	4	
		5	
	UHCI3	6	
7			
EHCI2	UHCI4	8	Camera
		9	Card Reader
	UHCI5	10	SIM Card
		11	Blue Tooth
	UHCI6	12	Mini Card(WLAN)
13		Mini Card(GPS)	


VRAM P/N :
 Samsung : SA000035720 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA ABO!)
 Hynix : SA000032420 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA ABO!)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
				SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401869	
				Date: Wednesday, June 30, 2010	Sheet 3 of 56



eDP Signals Mapping

eDP Signal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX_C GRX_P15	PEG HTX_C GRX_P0
eDP_TX#0	PEG HTX_C GRX_N15	PEG HTX_C GRX_N0
eDP_TX1	PEG HTX_C GRX_P14	PEG HTX_C GRX_P1
eDP_TX#1	PEG HTX_C GRX_N14	PEG HTX_C GRX_N1
eDP_TX2	PEG HTX_C GRX_P13	PEG HTX_C GRX_P2
eDP_TX#2	PEG HTX_C GRX_N13	PEG HTX_C GRX_N2
eDP_TX3	PEG HTX_C GRX_P12	PEG HTX_C GRX_P3
eDP_TX#3	PEG HTX_C GRX_N12	PEG HTX_C GRX_N3
eDP_AUX	PEG GTX_C HRX_P13	PEG GTX_C HRX_P2
eDP_AUX#	PEG GTX_C HRX_N13	PEG GTX_C HRX_N2
eDP_HPD#	PEG GTX_C HRX_P12	PEG GTX_C HRX_P3



CheckList0.8 1.22
Auburndale Graphics Disable

CFG0 - PCI-Express Configuration Select

*1:Single PEG
0:Bifurcation enabled





CFG3 - PCI-Express Static Lane Reversal

*1 :Normal Operation
0 :Lane Numbers Reversed
15 > 0, 14 > 1, ...

CFG4 - Display Port Presence



*1:Disabled; No Physical Display Port attached to Embedded Display Port
0:Enabled; An external Display Port device is connected to the Embedded Display Port

*:Default



JTAG MAPPING 2009/09/16 update

Scan Chain (Default)	STUFF -> R488, R476 NO STUFF -> R475, R481
CPU Only	STUFF -> R488, R475 NO STUFF -> R480, R481, R476
GMCH Only	STUFF -> R481, R476 NO STUFF -> R488, R475, R480



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401869
				Rev C
				Date: Wednesday, June 30, 2010
				Sheet 5 of 56

10 DDR_A_D[0..63]
 10 DDR_A_DM[0..7]
 10 DDR_A_DQS[0..7]
 10 DDR_A_DQS[0..7]
 10 DDR_A_MA[0..15]

JCPU1C

DDR A D0 A10
 DDR A D1 C10
 DDR A D2 C7
 DDR A D3 A7
 DDR A D4 B10
 DDR A D5 D10
 DDR A D6 E10
 DDR A D7 A8
 DDR A D8 D8
 DDR A D9 F10
 DDR A D10 E6
 DDR A D11 SA
 DDR A D12 E9
 DDR A D13 B7
 DDR A D14 E7
 DDR A D15 C6
 DDR A D16 H10
 DDR A D17 G8
 DDR A D18 K7
 DDR A D19 J8
 DDR A D20 G7
 DDR A D21 G10
 DDR A D22 J7
 DDR A D23 J10
 DDR A D24 L7
 DDR A D25 M6
 DDR A D26 M8
 DDR A D27 I9
 DDR A D28 L6
 DDR A D29 K8
 DDR A D30 SA
 DDR A D31 P9
 DDR A D32 AH5
 DDR A D33 AF5
 DDR A D34 AK6
 DDR A D35 AF7
 DDR A D36 AG5
 DDR A D37 AG5
 DDR A D38 A17
 DDR A D39 A16
 DDR A D40 A110
 DDR A D41 A19
 DDR A D42 AL10
 DDR A D43 AK12
 DDR A D44 AK8
 DDR A D45 A17
 DDR A D46 AK11
 DDR A D47 A18
 DDR A D48 AN8
 DDR A D49 AM10
 DDR A D50 AR11
 DDR A D51 AL11
 DDR A D52 AM9
 DDR A D53 AN9
 DDR A D54 AT11
 DDR A D55 AP12
 DDR A D56 AM12
 DDR A D57 AN12
 DDR A D58 AM13
 DDR A D59 AT14
 DDR A D60 AT12
 DDR A D61 AL13
 DDR A D62 AR14
 DDR A D63 AP14
 SA_DQ[0]
 SA_DQ[1]
 SA_DQ[2]
 SA_DQ[3]
 SA_DQ[4]
 SA_DQ[5]
 SA_DQ[6]
 SA_DQ[7]
 SA_DQ[8]
 SA_DQ[9]
 SA_DQ[10]
 SA_DQ[11]
 SA_DQ[12]
 SA_DQ[13]
 SA_DQ[14]
 SA_DQ[15]
 SA_DQ[16]
 SA_DQ[17]
 SA_DQ[18]
 SA_DQ[19]
 SA_DQ[20]
 SA_DQ[21]
 SA_DQ[22]
 SA_DQ[23]
 SA_DQ[24]
 SA_DQ[25]
 SA_DQ[26]
 SA_DQ[27]
 SA_DQ[28]
 SA_DQ[29]
 SA_DQ[30]
 SA_DQ[31]
 SA_DQ[32]
 SA_DQ[33]
 SA_DQ[34]
 SA_DQ[35]
 SA_DQ[36]
 SA_DQ[37]
 SA_DQ[38]
 SA_DQ[39]
 SA_DQ[40]
 SA_DQ[41]
 SA_DQ[42]
 SA_DQ[43]
 SA_DQ[44]
 SA_DQ[45]
 SA_DQ[46]
 SA_DQ[47]
 SA_DQ[48]
 SA_DQ[49]
 SA_DQ[50]
 SA_DQ[51]
 SA_DQ[52]
 SA_DQ[53]
 SA_DQ[54]
 SA_DQ[55]
 SA_DQ[56]
 SA_DQ[57]
 SA_DQ[58]
 SA_DQ[59]
 SA_DQ[60]
 SA_DQ[61]
 SA_DQ[62]
 SA_DQ[63]

DDR SYSTEM MEMORY A

SA_CK[0] AA6
 SA_CK#0 AA7
 SA_CKE[0] P7
 SA_CK[1] Y6
 SA_CK#1 Y6
 SA_CKE[1] P6
 SA_CS#0 AE2
 SA_CS#1 AE8
 SA_ODT[0] AD8
 SA_ODT[1] AF9
 SA_DM[0] B9
 SA_DM[1] D7
 SA_DM[2] LZ
 SA_DM[3] M7
 SA_DM[4] AG6
 SA_DM[5] AM7
 SA_DM[6] AN10
 SA_DM[7] AN13
 SA_DQS#0 C9
 SA_DQS#1 DE8
 SA_DQS#2 J9
 SA_DQS#3 AH7
 SA_DQS#4 AK9
 SA_DQS#5 AP11
 SA_DQS#6 AP11
 SA_DQS#7 AT13
 SA_DQS#0 CR
 SA_DQS#1 F9
 SA_DQS#2 HR
 SA_DQS#3 MR
 SA_DQS#4 AR8
 SA_DQS#5 AK10
 SA_DQS#6 AN11
 SA_DQS#7 AR13
 SA_MA[0] Y3
 SA_MA[1] W1
 SA_MA[2] AA8
 SA_MA[3] AA3
 SA_MA[4] V1
 SA_MA[5] AA9
 SA_MA[6] V8
 SA_MA[7] T1
 SA_MA[8] Y9
 SA_MA[9] U6
 SA_MA[10] AD4
 SA_MA[11] U3
 SA_MA[12] AG8
 SA_MA[13] T3
 SA_MA[14] V9
 SA_MA[15] V9
 DDR A CLKO 10
 DDR A CLKO# 10
 DDR A CLKE 10
 DDR A CLK1 10
 DDR A CLK1# 10
 DDR A CKE1 10
 DDR A CS0# 10
 DDR A CS1# 10
 DDR A ODT0 10
 DDR A ODT1 10
 DDR A DM0
 DDR A DM1
 DDR A DM2
 DDR A DM3
 DDR A DM4
 DDR A DM5
 DDR A DM6
 DDR A DM7
 DDR A DQS#0
 DDR A DQS#1
 DDR A DQS#2
 DDR A DQS#3
 DDR A DQS#4
 DDR A DQS#5
 DDR A DQS#6
 DDR A DQS#7
 DDR A MA0
 DDR A MA1
 DDR A MA2
 DDR A MA3
 DDR A MA4
 DDR A MA5
 DDR A MA6
 DDR A MA7
 DDR A MA8
 DDR A MA9
 DDR A MA10
 DDR A MA11
 DDR A MA12
 DDR A MA13
 DDR A MA14
 DDR A MA15

IC,AUB_CFD_rPGA,R1P0
 CONN@

11 DDR_B_D[0..63]
 11 DDR_B_DM[0..7]
 11 DDR_B_DQS[0..7]
 11 DDR_B_DQS[0..7]
 11 DDR_B_MA[0..15]

JCPU1D

DDR B D0 B5
 DDR B D1 A5
 DDR B D2 C3
 DDR B D3 B3
 DDR B D4 E4
 DDR B D5 A6
 DDR B D6 C4
 DDR B D7 D1
 DDR B D8 D1
 DDR B D9 D2
 DDR B D10 F2
 DDR B D11 E1
 DDR B D12 C2
 DDR B D13 E8
 DDR B D14 F3
 DDR B D15 G4
 DDR B D16 H6
 DDR B D17 G2
 DDR B D18 J6
 DDR B D19 J3
 DDR B D20 G1
 DDR B D21 G5
 DDR B D22 J2
 DDR B D23 J1
 DDR B D24 J5
 DDR B D25 L2
 DDR B D26 L3
 DDR B D27 K2
 DDR B D28 K5
 DDR B D29 K4
 DDR B D30 M4
 DDR B D31 N5
 DDR B D32 AE1
 DDR B D33 AG1
 DDR B D34 AJ3
 DDR B D35 AK1
 DDR B D36 AG4
 DDR B D37 AG3
 DDR B D38 AJ4
 DDR B D39 AN4
 DDR B D40 AK3
 DDR B D41 AK4
 DDR B D42 AM6
 DDR B D43 AN2
 DDR B D44 AK5
 DDR B D45 AK2
 DDR B D46 AM4
 DDR B D47 AM3
 DDR B D48 AP3
 DDR B D49 AN5
 DDR B D50 AT4
 DDR B D51 AN6
 DDR B D52 AN4
 DDR B D53 AN3
 DDR B D54 AT5
 DDR B D55 AT6
 DDR B D56 AN7
 DDR B D57 AP6
 DDR B D58 AT9
 DDR B D59 AP8
 DDR B D60 AT7
 DDR B D61 AP9
 DDR B D62 AR10
 DDR B D63 AT10
 SB_DQ[0]
 SB_DQ[1]
 SB_DQ[2]
 SB_DQ[3]
 SB_DQ[4]
 SB_DQ[5]
 SB_DQ[6]
 SB_DQ[7]
 SB_DQ[8]
 SB_DQ[9]
 SB_DQ[10]
 SB_DQ[11]
 SB_DQ[12]
 SB_DQ[13]
 SB_DQ[14]
 SB_DQ[15]
 SB_DQ[16]
 SB_DQ[17]
 SB_DQ[18]
 SB_DQ[19]
 SB_DQ[20]
 SB_DQ[21]
 SB_DQ[22]
 SB_DQ[23]
 SB_DQ[24]
 SB_DQ[25]
 SB_DQ[26]
 SB_DQ[27]
 SB_DQ[28]
 SB_DQ[29]
 SB_DQ[30]
 SB_DQ[31]
 SB_DQ[32]
 SB_DQ[33]
 SB_DQ[34]
 SB_DQ[35]
 SB_DQ[36]
 SB_DQ[37]
 SB_DQ[38]
 SB_DQ[39]
 SB_DQ[40]
 SB_DQ[41]
 SB_DQ[42]
 SB_DQ[43]
 SB_DQ[44]
 SB_DQ[45]
 SB_DQ[46]
 SB_DQ[47]
 SB_DQ[48]
 SB_DQ[49]
 SB_DQ[50]
 SB_DQ[51]
 SB_DQ[52]
 SB_DQ[53]
 SB_DQ[54]
 SB_DQ[55]
 SB_DQ[56]
 SB_DQ[57]
 SB_DQ[58]
 SB_DQ[59]
 SB_DQ[60]
 SB_DQ[61]
 SB_DQ[62]
 SB_DQ[63]

DDR SYSTEM MEMORY - B

SB_CK[0] W8
 SB_CK#0 W9
 SB_CKE[0] M3
 SB_CK[1] V7
 SB_CK#1 V6
 SB_CKE[1] M2
 SB_CS#0 AB8
 SB_CS#1 AD6
 SB_ODT[0] AC7
 SB_ODT[1] AD1
 SB_DM[0] D4
 SB_DM[1] E1
 SB_DM[2] H3
 SB_DM[3] K1
 SB_DM[4] AH1
 SB_DM[5] AL2
 SB_DM[6] AR4
 SB_DM[7] AT8
 SB_DQS#0 D5
 SB_DQS#1 E4
 SB_DQS#2 D4
 SB_DQS#3 D4
 SB_DQS#4 AH2
 SB_DQS#5 AL4
 SB_DQS#6 AR5
 SB_DQS#7 AR8
 SB_DQS#0 C5
 SB_DQS#1 E3
 SB_DQS#2 H4
 SB_DQS#3 M5
 SB_DQS#4 AC2
 SB_DQS#5 AL5
 SB_DQS#6 AP5
 SB_DQS#7 AR7
 SB_MA[0] U5
 SB_MA[1] V2
 SB_MA[2] T5
 SB_MA[3] R1
 SB_MA[4] TR
 SB_MA[5] R2
 SB_MA[6] R6
 SB_MA[7] R4
 SB_MA[8] R5
 SB_MA[9] AR5
 SB_MA[10] P3
 SB_MA[11] R3
 SB_MA[12] AR7
 SB_MA[13] AE7
 SB_MA[14] P5
 SB_MA[15] N1
 DDR B CLKO 11
 DDR B CLKO# 11
 DDR B CLKE 11
 DDR B CLK1 11
 DDR B CLK1# 11
 DDR B CKE1 11
 DDR B CS0# 11
 DDR B CS1# 11
 DDR B ODT0 11
 DDR B ODT1 11
 DDR B DM0
 DDR B DM1
 DDR B DM2
 DDR B DM3
 DDR B DM4
 DDR B DM5
 DDR B DM6
 DDR B DM7
 DDR B DQS#0
 DDR B DQS#1
 DDR B DQS#2
 DDR B DQS#3
 DDR B DQS#4
 DDR B DQS#5
 DDR B DQS#6
 DDR B DQS#7
 DDR B MA0
 DDR B MA1
 DDR B MA2
 DDR B MA3
 DDR B MA4
 DDR B MA5
 DDR B MA6
 DDR B MA7
 DDR B MA8
 DDR B MA9
 DDR B MA10
 DDR B MA11
 DDR B MA12
 DDR B MA13
 DDR B MA14
 DDR B MA15

IC,AUB_CFD_rPGA,R1P0
 CONN@

10 DDR_A_BS0
 10 DDR_A_BS1
 10 DDR_A_BS2

DDR A BS0 AC3
 DDR A BS1 AB2
 DDR A BS2 U7

10 DDR_A_CAS#
 10 DDR_A_RAS#
 10 DDR_A_WE#

DDR A CAS# AE1C
 DDR A RAS# AB3C
 DDR A WE# AE9C

11 DDR_B_BS0
 11 DDR_B_BS1
 11 DDR_B_BS2

DDR B BS0 AB1
 DDR B BS1 W5
 DDR B BS2 R7

11 DDR_B_CAS#
 11 DDR_B_RAS#
 11 DDR_B_WE#

DDR B CAS# AC5C
 DDR B RAS# Y7C
 DDR B WE# AC6C

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5893	
Document Number	401869		Rev	C	
Date:	Wednesday, June 30, 2010	Sheet	6	of 56	

JCPU1F

+CPU CORE

48A

AG35	VCC1
AG34	VCC2
AG33	VCC3
AG32	VCC4
AG31	VCC5
AG30	VCC6
AG29	VCC7
AG28	VCC8
AG27	VCC9
AG26	VCC10
AF35	VCC11
AF34	VCC12
AF33	VCC13
AF32	VCC14
AF31	VCC15
AF30	VCC16
AF29	VCC17
AF28	VCC18
AF27	VCC19
AF26	VCC20
AD35	VCC21
AD34	VCC22
AD33	VCC23
AD32	VCC24
AD31	VCC25
AD30	VCC26
AD29	VCC27
AD28	VCC28
AD27	VCC29
AD26	VCC30
AC35	VCC31
AC34	VCC32
AC33	VCC33
AC32	VCC34
AC31	VCC35
AC30	VCC36
AC29	VCC37
AC28	VCC38
AC27	VCC39
AC26	VCC40
AA35	VCC41
AA34	VCC42
AA33	VCC43
AA32	VCC44
AA31	VCC45
AA30	VCC46
AA29	VCC47
AA28	VCC48
AA27	VCC49
AA26	VCC50
Y35	VCC51
Y34	VCC52
Y33	VCC53
Y32	VCC54
Y31	VCC55
Y30	VCC56
Y29	VCC57
Y28	VCC58
Y27	VCC59
Y26	VCC60
V35	VCC61
V34	VCC62
V33	VCC63
V32	VCC64
V31	VCC65
V30	VCC66
V29	VCC67
V28	VCC68
V27	VCC69
V26	VCC70
V25	VCC71
U34	VCC72
U33	VCC73
U32	VCC74
U31	VCC75
U30	VCC76
U29	VCC77
U28	VCC78
U27	VCC79
U26	VCC80
R35	VCC81
R34	VCC82
R33	VCC83
R32	VCC84
R31	VCC85
R30	VCC86
R29	VCC87
R28	VCC88
R27	VCC89
R26	VCC90
P35	VCC91
P34	VCC92
P33	VCC93
P32	VCC94
P31	VCC95
P30	VCC96
P29	VCC97
P28	VCC98
P27	VCC99
P26	VCC100

WW15 MOW
Peak 21A
Continuous 18A




1.1V RAIL POWER

CPU CORE SUPPLY








POWER

CPU VIDS

SENSE LINES



VTT Rail
Auburndale +1.1VS_VTT=1.05V
Clarksfield +1.1VS_VTT=1.1V




+CPU-CORE Decoupling	C,uF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X470uF	4m ohm/4	2X470uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	

IC,AUB_CFD_PGA,R1P0
CONN@

Security Classification	Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date
		2010/08/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.	
Title	SCHEMATICS, MB A5893
Customer	401869
Date:	Wednesday, June 30, 2010
Sheet	7 of 56



IC,AUB_CFD_rPGA,R1P0
CONN@


IC,AUB_CFD_rPGA,R1P0
CONN@

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	9 of 56











Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command and Control signals of DIMM A



Layout Note:
Place near JDIMM1.203 & JDIMM1.204




DDR3 SO-DIMM A
H=8mm




Security Classification	Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date
		2010/08/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CURRENT DIVISION OR RELEASED TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	SCHEMATICS, MB A5893
Document Number	401869
Date:	Wednesday, June 30, 2010
Sheet	10 of 56




2008/9/8 #400755
 Calpella Clarkfield
 DDR3 SO-DIMM
 VREFDQ Platform
 Design Guide Change Details





Layout Note:
Place near JDIMM2

Layout Note: Place these 4 Caps near Command and Control signals of DIMMB




Layout Note:
Place near JDIMM2.203 & JDIMM2.204




DDR3 SO-DIMM B
H=4mm

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OUTSIDE THE CUSTODY DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401869 Date: Wednesday, June 30, 2010
				Rev C


SM010014520 3000ma 220ohm@100mhz DCR 0.04




SM010014520 3000ma 220ohm@100mhz DCR 0.04



SM010014520 3000ma 220ohm@100mhz DCR 0.04




Clock Generator




IDT: 9LRS3199AKLFT, SA00003P00
 SILEGO: SLG8SP587V(WF), SA00002XY10
 Low Power:
 IDT: 9LVS3199AKLFT, SA00003HR00
 Realtek: RTM890N-631-VB-GRT, SA00003HQ10




IDT 9LVS3199AKLFT NC





IDT Have Internal Pull-Down FOR Realtek







PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	12 of 56



HDA_SYNC
On Die PLL VR is supplied by 1.5V when sampled High, 1.8V when sampled Low.






enable iTPM: SPI_MOSI High
MOSI This signal has a weak internal pull-down resistor. This signal must be sampled low.




2008 Intel MOW36/MOW50
TDO:
Reserved on ES1 Sample
Mount R724, R722 on ES2 Sample



MP mount R646, R644,
R645, R643 and remove
others



GPIO21 Project ID2



	GPIO19 PCH_GPIO19	GPIO37 VGA_PRSMT_L#
dGPU	0	0
iGPU	0	1
OPT SG	1	0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				401869	
				Date:	Wednesday, June 30, 2010
				Sheet	13 of 56

For PCIE LAN

For Wireless LAN

For Mini2




For PCIE LAN

For Wireless LAN

Schematic_Checklist_Rev1.6


GPIO18 Main (core) power well (+V3.3S) Mixed with PCIECLKRQ1#. If not used, requires 8.2-k to 10-k pull-up to +Vcc_3.3 (+V3.3S)

GPIO25 Resume (Sus) well (+V3.3A) Mixed with PCIECLKRQ3#. If not used, requires 8.2-k to 10-k pull-up to +V3.3A rail.












1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP

6/9 MOW23 Request add 25MHz crystal supporting Integrated Graphics





Project Structure			
GPIO21 ID2	GPIO65 ID1	GPIO66 ID0	Structure
0	0	0	NEW70
0	0	1	NEW80
0	1	0	NEW90
1	0	0	NEW71/91
1	1	0	NEW71/91



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401869	Document Number	401869	Rev	C
Date	Wednesday, June 30, 2010	Sheet	14	of	56




**No used Integrated LAN,
connecting LAN_RST# to GND**




System Power Management



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	15 of 56



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	401869
Date: Wednesday, June 30, 2010				Sheet	16 of 56



PCI_GNT0#, PCI_GNT1#, PCI_GNT2#, PCI_GNT3# has a weak internal pull-up




PCI_GNT2# ESI Strap (Server Only) this signal should not be pulled low

2008/1/6 2009MOW01 change to 22 ohm

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper

Low=A16 swap override/Top-Block Swap Override enabled
High=Default *





Design Guide 1.5 Ver: 3.26.13 Terminating Unused Braidwood Interface

If not implemented, the dual channel NAND interface signals, including NV_RCOMP, can be left as No Connect.

2/10 USB6, USB7 not support on HM55

CMOS Camera (LVDS) Card Reader Mini Card(SIM Card) Bluetooth Mini Card(WLAN) Mini Card(WWAN)




Intel Anti-Theft Technology	
NV_ALE	High=Enabled Low=Disabling(floating) *
DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH Set to Vss when LOW







NV_ALE Enable Intel Anti-Theft Technology: 8.2K PU to +3VS

Disable Intel Anti-Theft Technology: floating(internal PD)


NV_CLE DMI termination voltage. weak internal PU, don't PD



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	SCHEMATICS_MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401869	Date	Wednesday, June 30, 2010	Sheet	17 of 56



GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable




GPIO8
This signal has a weak internal pull up
can't Pull low

GPIO27
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable

Note: the internal pull-up is disabled
after RSMRST# de-asserts.
The On-Die PLL voltage regulator is enabled
when sampled high. When sampled low the
On-Die PLL Voltage Regulator is disabled.

GPIO15
* L : Intel ME Crypto Transport
Layer Security(TLS) chiper suite
with no confidentiality
H : Intel ME Crypto Transport
Layer Security(TLS) chiper suite
with confidentiality

CRB has a 1-k pull-up on this signal
to +3.3VA rail.






	GPIO19 PCH_GPIO19	GPIO37 VGA_PRSNT_L#
dGPU	0	0
iGPU	0	1
SG	1	0


- ✕ A4 VSS_NCTF_1
- ✕ A49 VSS_NCTF_2
- ✕ A5 VSS_NCTF_3
- ✕ A50 VSS_NCTF_4
- ✕ A52 VSS_NCTF_5
- ✕ A53 VSS_NCTF_6
- ✕ B2 VSS_NCTF_7
- ✕ B4 VSS_NCTF_8
- ✕ B52 VSS_NCTF_9
- ✕ B53 VSS_NCTF_10
- ✕ BE1 VSS_NCTF_11
- ✕ BE53 VSS_NCTF_12
- ✕ BF1 VSS_NCTF_13
- ✕ BF53 VSS_NCTF_14
- ✕ BH1 VSS_NCTF_15
- ✕ BH2 VSS_NCTF_16
- ✕ BH52 VSS_NCTF_17
- ✕ BH53 VSS_NCTF_18
- ✕ B11 VSS_NCTF_19
- ✕ B12 VSS_NCTF_20
- ✕ B14 VSS_NCTF_21
- ✕ B149 VSS_NCTF_22
- ✕ B15 VSS_NCTF_23
- ✕ B150 VSS_NCTF_24
- ✕ B152 VSS_NCTF_25
- ✕ B153 VSS_NCTF_26
- ✕ D1 VSS_NCTF_27
- ✕ D2 VSS_NCTF_28
- ✕ D53 VSS_NCTF_29
- ✕ F1 VSS_NCTF_30
- ✕ E53 VSS_NCTF_31

REV1.0

IBEXPEAK-M_FCBGA107




2009/08/23
Series resistor of 56±5%
Pull-up of 56±5% to VTT
(both these should be close to PCH)




2009/08/23
(Have internal PH, Do not pull down)

INIT3_3V
This signal has weak internal
PH, can't pull low





Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	18 of 56





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	C
				Date: Wednesday, June 30, 2010	Sheet 19 of 56




All Ixex Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401869	Document Number	401869	Rev	C
Date	Wednesday, June 30, 2010	Sheet	20	of	56





PCH XDP Port



REV1.0


Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401869	
Date: Wednesday, June 30, 2010				Sheet	21 of 56









GPIO	I/O	ACTIVE	USAGE
GPIO0	IN	N/A	N/A
GPIO1	IN	H	HDMI Hot-plug
GPIO2	OUT	H	VGA_PNL_PWM
GPIO3	OUT	H	ENVDD
GPIO4	OUT	H	VGA_BKL_EN
GPIO5	OUT	N/A	NVDD VIDO
GPIO6	OUT	N/A	NVDD VID1
GPIO7	OUT	N/A	N/A
GPIO8	IN	L	N/A
GPIO9	OUT	L	N/A
GPIO10	OUT	N/A	N/A
GPIO11	OUT	N/A	N/A
GPIO12	IN	N/A	N/A
GPIO13	OUT	N/A	N/A
GPIO14	OUT	N/A	N/A

Unused MIO interface
 When the MIOX interface is unused, the interface must still be powered by 3.3V, a decoupling capacitor of 0.1uF should still be placed on the MIOX_VDDO power rail and 10k pull down should be used on MIOX_CLKIN




External Spread Spectrum




For CRT flicker issue change C858 C857 form .1u to 1u 20100617




POWER









PEX_IOVDDQ	220mA
PEX_IOVDD	120mA
PEX_PLLVDD	120mA
PEX_SVDD_3V3	1.20mA










POWER
















Security Classification	Compal Secret Data		Title	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	SCHEMATICS, MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date	
Custom	401869	C	Wednesday, June 30, 2010	
Sheet		25 of 56		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	
Date: Wednesday, June 30, 2010				Sheet	26 of 56







U60 RAM BIT SWAP 20091211
 60->60
 62->58
 58->63
 63->57
 59->56
 56->62
 57->61
 61->59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Date	Sheet	Rev
	401869		Wednesday, June 30, 2010	27	C


LCD POWER CIRCUIT




SM010014520 3000ma 220ohm@100mhz DCR 0.04




LCD/LED PANEL Conn.




SWITCHABLE 2009/8/27 ADD SWITCHABLE



UMA ONLY / Optimus







Discrete ONLY



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	SCHEMATICS,MB A5893
Customer				401869	Rev C
Date				Wednesday, June 30, 2010	Sheet 28 of 56

UMA ONLY & OPTIMUS



Discrete only

22	VGA_CRT_R	VGA CRT R	R537	DIS ONLY@	0.0402_5%	CRT R
22	VGA_CRT_G	VGA CRT G	R535	DIS ONLY@	0.0402_5%	CRT G
22	VGA_CRT_B	VGA CRT B	R533	DIS ONLY@	0.0402_5%	CRT B
22	VGA_CRT_HSYNC	VGA CRT_HSYNC	R531	DIS ONLY@	0.0402_5%	CRT_HSYNC
22	VGA_CRT_VSYNC	VGA CRT_VSYNC	R529	DIS ONLY@	0.0402_5%	CRT_VSYNC
22	VGA_DDC_CLK	VGA DDC_CLK	R527	DIS ONLY@	0.0402_5%	CRT_DDC_CLK
22	VGA_DDC_DATA	VGA DDC_DATA	R526	DIS ONLY@	0.0402_5%	CRT_DDC_DATA






VGA_DDC_DATA and VGA_DDC_CLK Pull high at Page22

UMA only & Optimus



16	PCH_CRT_R	PCH CRT R	R536	JUMOP@	1	0.0402_5%	CRT R
16	PCH_CRT_G	PCH CRT G	R534	JUMOP@	1	0.0402_5%	CRT G
16	PCH_CRT_B	PCH CRT B	R532	JUMOP@	1	0.0402_5%	CRT B
16	PCH_CRT_HSYNC	PCH CRT_HSYNC	R530	JUMOP@	1	0.0402_5%	CRT_HSYNC
16	PCH_CRT_VSYNC	PCH CRT_VSYNC	R528	JUMOP@	1	0.0402_5%	CRT_VSYNC
16	PCH_CRT_CLK	PCH CRT_CLK	R544	JUMOP@	1	0.0402_5%	CRT_DDC_CLK
16	PCH_CRT_DATA	PCH CRT_DATA	R543	JUMOP@	1	0.0402_5%	CRT_DDC_DATA

PCH DDC PU 2.2K on Page 17







Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	SCHEMATICS, MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401869		Date	Wednesday, June 30, 2010	
Rev	C		Sheet	29 of 56	



CG0	CG1	CG2	Swing	Pre-amp	Slew-rate
0	0	0	450	0	0
0	0	1	420	0	-3db
0	1	0	450	0	-3db (default)
0	1	1	460	0	-4db
1	0	0	340	0	0
1	0	1	400	2db	0
1	1	0	400	2db	0
1	1	1	420	0	0




EQ0	EQ1	Equalization
0	0	12dB
0	1	9dB
1	0	6dB
1	1	3dB (default)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401869	
Date:	Wednesday, June 30, 2010	Sheet	30	of 56	


SATA HDD1 Conn.



SATA ODD Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHEMATICS, MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	401869
				Date:	Wednesday, June 30, 2010
				Sheet	31 of 56




	SPROM_CLK (RECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1

SM010005500 500ma 600ohm@100mhz DCR 0.38

SM010005500 500ma 600ohm@100mhz DCR 0.38

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Schematics, MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401869	Document Number	401869	Rev	C
Date:	Wednesday, June 30, 2010	Sheet	32	of 56	


LAN Connector



Place close to TCT pin

BOTHHAND: S X'FORM_GST5009-D LF LAN, SP050006B00
 TIMAG:S X'FORM_IH-160 LAN , SP050006F00

40mil






40mil



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	C
				Date	Wednesday, June 30, 2010
				Sheet	33 of 56

CONFIDENTIAL


For Wireless LAN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	34 of 56




2009/08/14 CHANGE cap



2009/08/25 Update Footprint(follow NAL00)



USB Conn.

(Port 1)




2009/08/24 CHANGE Conn to FFC Type

Card Reader Conn. LS-5896




BT Conn.

(Port 11)



BT Wire Cable Note:
Pin 3, Pin 4 NC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
				SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Customer	401869	C			
Date:	Wednesday, June 30, 2010	Sheet	35	of	56



Place on RAM door


Place on MiniCard

Board ID definition, Please see page 3.



Project ID definition, Please see page 3.

For Low PWR Panel use






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	401869
				Date:	Wednesday, June 30, 2010
				Sheet	36 of 56
				Rev	C
				SCHEMATICS, MB A5893	



Reserved for BIOS simulator.
Footprint SO8




LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401869
Date:	Wednesday, June 30, 2010	Sheet	37	of 56

Power Button

ON/OFF switch






Power ON Circuit









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869
				Date:	Wednesday, June 30, 2010
				Sheet	38 of 56

SM010014520 3000ma 220ohm@100mhz DCR 0.04





HD Audio Codec

SM010015410 300ma 80ohm@100mhz DCR 0.3



Security Classification	Compal Secret Data			Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	SCHEMATICS, MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer				Document Number	Rev
401869				401869	C
Date: Wednesday, June 30, 2010				Sheet	39 of 56


GAIN0	GAIN1	AV (inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k



Int. Speaker Conn.



Left Side

JSPK2





Right Side

JSPK1



Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401869 Date: Wednesday, June 30, 2010
Customer:				Rev C
Sheet 40 of 56				


FAN1 Conn




CONFIDENTIAL

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401869
				Rev C
Date: Wednesday, June 30, 2010				Sheet 41 of 56


+5VALW TO +5VS




+3VALW TO +3V(PCH AUX) 3.3





+1.05VS_VTT to +1.05VSDGPU for GPU




+3VALW TO +3VS






+1.8VS to +1.8VSDGPU for GPU



+1.5V to +1.5VS





+1.5V to +1.5VSDGPU for GPU






2009/08/14
CP_S3PowerReduction
WhitePaper_Rev0.9
0.75VS speed up discharge


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869
				Date:	Wednesday, June 30, 2010
				Sheet	42 of 56





Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V




Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5893			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869		Rev	C
Date:	Wednesday, June 30, 2010	Sheet	43	of	56			



PH1 under CPU botten side :
CPU thermal protection at 92 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATIC,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869
				Date:	Wednesday, June 30, 2010
				Sheet	44 of 56



For +5VALWP
 Power Budget=8.8A, Ipeak=7A, I max=4.9A
 Fsw=375KHz by RT8206 setting.
 $\Delta I=2.09A$, $1/2\Delta I=1.05A$
 $5uA*PR344=10*Iocpmin*18m\Omega*1.2$
 $\Rightarrow PR344=397K\Omega \sim 402K\Omega$

$5uA*402K=10*ILIMITmin*18m\Omega*1.2$
 $ILIMITmin=9.305A$
 $5uA*402K=10*ILIMITmax*15m\Omega*1.1$
 $ILIMIT=12.181A$
 $Iocp=10.355A \sim 13.231A$

For +3VALWP
 Power Budget=5.98A, Ipeak=5.98A, I max=4.2A
 $Iocpmin=5.98*1.2=7.2A$
 $Fsw=300KHz$, $\Delta I=1.933A$, $1/2\Delta I=0.966A$
 $5uA*PR345=10*Iocpmin*Rdsonmax$
 $5uA*PR345=10*5.7A*18m\Omega$
 $PR345=266.76K \sim 267K$


$5uA*267K\Omega=10*ILIMITmin*18m\Omega$
 $ILIMITmin=7.42A$
 $5uA*267K\Omega=10*ILIMITmax*15m\Omega$
 $ILIMITmax=8.9A$
 $Iocp=8.39A \sim 9.86A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SHEMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401869	Date	Wednesday, June 30, 2010	Sheet	45 of 56

Iada=0~4.74A (90W/19V=4.736A)
 Iada=0~3.42A (90W/19V=3.421A)

$ADP_I = 19.9 * I_{adapter} * R_{sense}$

$CP = 85\% * I_{ada} ; CP = 4.07A$
 $CP = 85\% * I_{ada} ; CP = 2.91A$




CP mode
 $I_{input} = (1/0.02) (0.05 * V_{ac1m} / 2.39 + 0.05)$
 where $V_{ac1m} = 1.502V, I_{input} = 4.07A$

CC=0.6~4.48A
 $I_{ref} = 0.7224 * I_{charge}$
 $K_I = 0.7224$
 $I_{REF} = 0.43V \sim 3.24V$


K_I
 $V_{chlim} = I_{ref} * (PR374 / (PR374 + PR374))$
 $= I_{ref} * (100K / (80.6K + 100K))$
 $= I_{ref} * 0.5537$
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$
 $= (165m / 20m) * (1/3.3V) * I_{ref} * 0.5537$
 $= 1.3842 * I_{ref}$
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow K_I = 0.7224$

K_V
 $R_{internal} = ic = 514K, R_{ec} = 3K, R_1 = PR379 = 15.4K, R_2 = PR381 = 31.6K$
 $R = 514K / 31.6K / (15.4K + 3K) = 11.372K$
 $r = 514K / 514K / 31.6K = 28.14K$
 $V_{cell} = 0.175 * V_{adj} + 3.99V$
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} * (R / (R + 514K)) \Rightarrow CALIBRATE = r / (r + 514K)$
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * K_V = (4.2 - (4.2 + A * 0.175)) * K_V$
 $A = V_{ref} * (R / (R + 514K)) = 0.052$
 $K_V = 9.451$

LI-3S : 1.3.5V --- BATT-OVP=1.5012V
 $BATT-OVP = 0.1112 * V_{MB}$
 Per cell = 4.5V



BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V




ACIN

Precharge detector		
Min.	typ.	Max
H-->L	14.589V	15.243V
L-->H	15.562V	16.388V

BATT ONLY

Precharge detector		
Min.	typ.	Max
H-->L	6.138V	6.359V
L-->H	7.196V	7.505V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401869
				Rev C
Date: Wednesday, June 30, 2010				Sheet 47 of 56




36,38,42,46 SUSP#

38,42 SUSP

Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401869 Date: Wednesday, June 30, 2010
Date: Wednesday, June 30, 2010				Sheet 48 of 56 Rev C

- EN_PSV
1. GND=>Disable SMPS
 2. FLOAT=>PWM_only mode
 3. HIGH=>Auto_skip mode

Because +1.5VSP has 17.74A power budget, it includes DDR3, VGA chip, VRAM, so must use molding choke.




VFB=0.75V
 $V_o = VFB * (1 + PR418 / PR419) = 1.52V$
 Freq=282KHz (min) , 300KHz (typ)


Cesr=15m ohm
 Ipeak=13.61A Imax=9.527A
 $V_{trip} = R_{trip} * I_{0uA} = 0.11V$
 $I_{ocp_min} = V_{trip} / (R_{ds(on)}(max) * 1.2) + \Delta I / 2 = 18.67A$
 $I_{ocp_max} = V_{trip} / (R_{ds(on)}(typ) * 1.2) + \Delta I / 2 = 22.67A$
 $I_{ocp_min} = 18.67A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * Freq) = 4.605A$
 $1/2 \Delta I = 2.3A$
 $I_{ocp} = 18.67A \sim 22.67A$

CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATIC, MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869
				Date:	Wednesday, June 30, 2010
				Sheet	49 of 56



VGA_CORE
 $I_{peak}=27.82A, I_{max}=19.47A$
 $\Delta I / 2 = 3.97A, Freq=1/75E-12*PR134=300K Hz$
 $I_{ocp}(min)=1.2*I_{peak}+\Delta I / 2 = 37.354A$
 $R_{sen}=I_{ocp}(min)*1.2*R_{ds(on)}(max)/I_{SEN}(min)=6.49K \text{ ohm}$
 $I_{SEN}(min)=19\mu A, R_{ds(on)}=5.6m \text{ ohm}(max), 4.5m \text{ ohm}(typ)$
 $I_{ocp}(max)=I_{SEN}(min)*R_{sen}/(1.2*R_{ds(on)}(typ))=45.67A$
 $I_{ocp}=36.7\sim 45.67A$



Layout Note:
Close IC

Layout Note:
Close IC
單獨拉回不搭pin15


$R_{ds}=4.5m\Omega (typ)$
 $5.6m\Omega (max)$

DCR=1.1mΩ (typ)

ESR=10 mΩ

	N11P-GV2H	N11P-GE1	N11P-GE
GPU_VID0	GPU_VID1	Core Voltage Level	Core Voltage Level
1	1	reserve	reserve
0	1	reserve	0.8V
1	0	0.85V	0.85V
0	0	0.9V	0.95V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401869
				Rev C
Date: Wednesday, June 30, 2010				Sheet 50 of 56



+1.05VS_VTT
Ipeak=20.14A
Imax=14.10A
 $\Delta I / 2 = 2.176A$, Freq=230K Hz
 $I_{ocp}(min) = 1.2 * I_{peak} + \Delta I / 2 = 26.34A$
 $R_{sen} = I_{ocp}(min) * 1.2 * R_{ds}(on)(max) / I_{SEN}(min) = 5.23K \text{ ohm}$
 $I_{SEN}(min) = 19\mu A$, $R_{ds}(on) = 3.2m \text{ ohm}(max)$, $2.3m \text{ ohm}(typ)$
 $I_{ocp}(max) = I_{SEN}(min) * R_{sen} / (1.2 * R_{ds}(on)(typ)) = 36A$
 $I_{ocp} = 26.34 \sim 36A$
 $V_{ref} = (R_b / (R_{top} + R_{bot})) * V_o$
 $\Rightarrow 0.6 = (6.65 / (5.11 + 6.65)) * V_o$
 $V_o = 1.061V$

Layout Note:
Close IC
 單獨拉回不搭Pin15

DCR=2.7mΩ (Typ)
 3.0mΩ (Max)


Material Note:
 330uF/9 mΩ, number
 are 3, Power 1, HW 2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401869
				Date:	Wednesday, June 30, 2010
				Sheet	51 of 56
				Rev	C

PH0	PH1	# of PH
0	1	2
1	1	3

	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD

ADP3212MNR2G_QFN48_7X17



Avoid high dV/dt

Connect to input caps

Place PH1 close to PHASE 1 inductor on the same layer

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Modify VGA_COREP circuit	Reduce component quantity	0.1	50	Change PL9 to SH12036BM00(S COIL .36UH +-20% ETQP4LR36WFC 24A)	2009-1222	PVT
2	Modify CPU_COREP circuit	Arrandale CPU commond design(1 HS, 1LS MOS)	0.1	53	Change PQ89/PQ93 SB00000GL00(S TR TPCA8028-H IN SOP ADVANCE) BOM structure to @	2009-1222	PVT
3	Modify VGA_COREP circuit	PVT-2 add N11P-GE1 VGA, change VID setting.	0.2	50	Change FR136/FR138 BOM structure to GV2H@ Change PR137/139/141/143/147/149, PC110 and PQ38/76 BOM structure to GE1@	2010-0113	PVT-2
4	Modify +VSBP circuit	Add PC224 for 3VS spike issue	0.2	44	add PC224 to SE000000K80(S CER CAP 1U 6.3V K X5R 0402)	2010-0113	PVT-2
5	Modify +1.05VS_VTTP circuit	Change voltage level from 1.061V to 1.072V.	0.2	51	Change PR476 to SD034649180(S RES 1/16W 6.49K +-1% 0402)	2010-0201	PVT-2
6	Modify +0.75VSP circuit	Change RC for HW timing.(S3 shutdown issue)	0.2	48	Change PR409 to SD034280280(S RES 1/16W 28K +1% 0402) Change PC287 to SE076104K80(S CER CAP .1U 16V K X7R 0402)	2010-0201	PVT-2
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATIC,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869
				Date	Wednesday, June 30, 2010
				Sheet	54 of 56

A -->Modify item

CONFIDENTIAL

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom 401869	C
				Date: Wednesday, June 30, 2010	Sheet 55 of 56

BOM Config		
PEW71 SKU N11P-GE DISCRETE ONLY without 3G	BT@,DIS@,DIS ONLY@,NonSG@,71@,X7621@,GE@,NonOPT@	431869BOL21
PEW71 SKU N11P-GV2H-A3 DISCRETETE ONLY without 3G	BT@,DIS@,DIS ONLY@,NonSG@,71@,X7621@,GV2H@,GV2HA3@,NonOPT@,NonGE@	431869BOL22

PCB

ZZZ



LA-5893P REV0 MB

GV2HA2@

U51



N11P-GV2H-A2_BGA969

GV2HA3@

U51



N11P-GV2H-A3_BGA969

GE1@

U51



N11P-GE1-A3 BGA 969P

GE@

U51



N11P-GE-A1 BGA 969P

ZZZ2



X76198BOL22

ZZZ1



X76198BOL21

ALT. GROUP PARTS 2G HYN

ALT. GROUP PARTS 1G HYN

ALT. GROUP PARTS 1G SAM

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				Customer	C	
				Date	Wednesday, June 30, 2010	Sheet 56 of 56
				401869		
				SCHEMATICS,MB A5893		

www.s-manuals.com