


# F5Z REV 2.0 BLOCK DIAGRAM



DDR2  
400-800

Page 7 - 9

Page 3 - 6



HT 3.0  
2.6GHZ



Page 71



Page 45



Page 46



Page 55



Page 53



Page 33 - 34



Page 43


PCI-E

PCI-E  
X4

Page 10 - 18



PCI  
33MHz



Page 73 - 74



Page 74



Page 75



Page 44

LPC  
33MHz



Page 30 - 31



Page 30

071113



Page 62

Page 20 - 28  
SATA



Page 51



Page 51



Page 76


USB



Page 45



Page 36



Page 61



Page 37



Page 38



Page 77

Azalia



Page 35



Page 29




Page 50



Page


<Variant Name>

		<b>Title : BLOCK DIAGRAM</b>	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F5Z		2.0
Date: Monday, May 19, 2008	Sheet	1	of 94




12G011306384 071113

Do not cross plane.




Place close to socket

\* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side




place close to RPROCESSOR within 1.5 inch

place close to RPROCESSOR within 1.5 inch





### Processor Memory Interface



To SODIMM socket 1







To SODIMM socket 0



071203 change U0401 P/N for NB footprint








**ASUS** Title : Griffin DDR2 MEM I/F  
 ASUSTek Computer, INC Engineer: <OrgAdd1>  
 Size: Custom Project Name: F5Z Rev: 1.0  
 Date: Monday, May 19, 2008 Sheet: 4 of 94











LAYOUT: ROUTE VDDA TRACE APPROX. 50 MILS WIDE (USE 2x25 MIL TRACES TO EXIT BALL FIELD) AND 500 MILS LONG.

keep trace from resistor to CPU within 0.6"  
keep trace from caps to CPU within 1.2"





To Vcore D/D SVC/SVD pin







080220  
SWAP  
MEM\_MA\_DATA[0..63] 4



PN:12G025122006 modify 05/24



080221  
SWAP



071207  
modify DQS,DQS#,DM 4-7




PN:12G025122000







071207

071121




071211




PLACE CLOSE TO SOCKET (PER EMI/EMC)






Signal	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			










071212 Change to Naya Pin 92



071218  
AMD Qualified

16Mx16 Hynix HY5PS561621AFP-25 asus P/N: 03G151236214

32Mx16 Qimonda HYB18T512161B2F-25 asus P/N: 03G15133F211

64Mx16 Samsung K4N1G164QQ-HC25 asus P/N: -

F5Z Use

DFT\_GPI01: LOAD\_EEPROM\_STRAPS



Selects Loading of STRAPS from EPROM  
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected  
 RS780:SUS\_STAT



STRAP\_DEBUG\_BUS\_PCIE\_ENABLE


Enables the Test Debug Bus using PCIE bus:  
 1 : Disable ( Can still be enabled using nbcfg register access )  
 0 : Enable  
 RS780: configurable thru register setting only


RS740/RS780: Enables Side port memory

RS780:HSYNC#  
 Selects if Memory SIDE PORT is available or not  
 1 = Memory Side port Not available  
 0 = Memory Side port available  
 Register Readback of strap: NB\_CLKCFG:CLK\_TOP\_SPARE\_D[1]













USB5->USB PORT  
 USB [3:0] ->USB PORT  
 USB 4 -> NEW CARD  
 USB 6 -> CAMERA  
 USB 12 -> BT Module  
 USB 9-> TV CARD  
 USB 8-> finger print




071204 AMD review

need to modify topology??








071119 change P/N




Place SATA\_CAL RES very close to ball of SB700




IDE_IORDY	AA24	1	0	T2237	TPC28T
IDE_IRQ	AA25	1	0	T2238	TPC28T
IDE_A0	Y22	1	0	T2239	TPC28T
IDE_A1	AB23	1	0	T2240	TPC28T
IDE_A2	Y23	1	0	T2241	TPC28T
IDE_A3	AB24	1	0	T2242	TPC28T
IDE_DACK#	AB25	1	0	T2243	TPC28T
IDE_DRG	AC25	1	0	T2244	TPC28T
IDE_ICRF	AC24	1	0	T2245	TPC28T
IDE_LOWP	Y24	1	0	T2246	TPC28T
IDE_CS#	Y24	1	0	T2247	TPC28T
IDE_D0/GPIO15	AD24	GPIO15	1	T2201	TPC28T
IDE_D1/GPIO16	AD23	GPIO16	1	T2202	TPC28T
IDE_D2/GPIO17	AE22	GPIO17	1	T2203	TPC28T
IDE_D3/GPIO18	AC22	GPIO18	1	T2204	TPC28T
IDE_D4/GPIO19	AD21	GPIO19	1	T2205	TPC28T
IDE_D5/GPIO20	AE20	GPIO20	1	T2206	TPC28T
IDE_D6/GPIO21	AB20	GPIO21	1	T2207	TPC28T
IDE_D7/GPIO22	AD19	GPIO22	1	T2208	TPC28T
IDE_D8/GPIO23	AE19	GPIO23	1	T2209	TPC28T
IDE_D9/GPIO24	AC20	GPIO24	1	T2210	TPC28T
IDE_D10/GPIO25	AD20	GPIO25	1	T2211	TPC28T
IDE_D11/GPIO26	AE21	GPIO26	1	T2212	TPC28T
IDE_D12/GPIO27	AB22	GPIO27	1	T2213	TPC28T
IDE_D13/GPIO28	AD22	GPIO28	1	T2214	TPC28T
IDE_D14/GPIO29	AE23	GPIO29	1	T2215	TPC28T
IDE_D15/GPIO30	AC23	GPIO30	1	T2216	TPC28T
SPI_DI/GPIO12	G6	GPIO12	1	T2217	TPC28T
SPI_DO/GPIO11	D2	GPIO11	1	T2218	TPC28T
SPI_CLK/GPIO47	D1	GPIO31	1	T2219	TPC28T
SPI_HOLD/GPIO31	F4	GPIO32	1	T2220	TPC28T
SPI_CS1#/GPIO32	F3	GPIO32	1	T2220	TPC28T
LAN_RST#/GPIO13	U15	GPIO14	1	T2221	TPC28T
ROM_RST#/GPIO14	J1	GPIO14	1	T2221	TPC28T
FANOUT0/GPIO3	M8	GPIO48	1	T2222	TPC28T
FANOUT1/GPIO48	M6	GPIO49	1	T2223	TPC28T
FANOUT2/GPIO49	M7	GPIO49	1	T2223	TPC28T
FANIN0/GPIO50	P5	GPIO50	1	T2224	TPC28T
FANIN1/GPIO51	P8	GPIO51	1	T2225	TPC28T
FANIN2/GPIO52	R8	GPIO52	1	T2226	TPC28T
TEMP_COMM	C6	TEMP_COMM	071204	T2228	TPC28T
TEMPIN0/GPIO81	B6	GPIO81	1	T2229	TPC28T
TEMPIN1/GPIO82	A6	GPIO82	1	T2229	TPC28T
TEMPIN2/GPIO83	A5	GPIO83	1	T2230	TPC28T
TEMPIN3/GPIO84	B5	GPIO84	1	T2231	TPC28T
VIN0/GPIO53	A4	GPIO53	1	T2232	TPC28T
VIN1/GPIO54	B4	GPIO54	1	T2232	TPC28T
VIN2/GPIO55	C4	GPIO55	1	T2233	TPC28T
VIN3/GPIO56	D4	GPIO56	1	T2234	TPC28T
VIN4/GPIO57	D5	GPIO57	071119	T2234	TPC28T
VIN5/GPIO58	D6	GPIO58	1	T2235	TPC28T
VIN6/GPIO59	A7	GPIO59	1	T2236	TPC28T
VIN7/GPIO60	B7	GPIO60	1	T2236	TPC28T
AVDD	F6	AVDD_HWM	1	T2237	TPC28T
AVSS	G7	AVSS	1	T2238	TPC28T

071119 add TP




071114 modify net name  
 071120 modify net name  
 M51/X71 NO USE






NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC\_CLK




## REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
<b>PULL HIGH</b>	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC  DEFAULT	EC ENABLED	H,H = Reserved H,L = SPI ROM	
<b>PULL LOW</b>	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FW ROM	

WITH A12 SB700, STRAP PIN FOR MEM BOOT AND EC ENABLE SWAPED.  
I.E. LPC\_CLK0 FOR EC ENABLE, AZ\_RST# FOR MEM BOOT ENABLE.




071206  
AMD review







Modify to NC















SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock



Change from 489 to 479






### For Battery

**Note:** When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.



In Page 60

R1.1




080219 Q3103 & Q3104 pin2 and pin3 Reverse  
080219 Reserve for SB700 interface

### For Switch




Note: LID\_SW# is easy to cause high voltage damage when plugging inverter board connector to MB with AC present. Need to add bidirectional diode to protect this pin.


### Touch-Pad (F7se)



### Keyboard Connector (F7se)




### For Thermal Control Method




# ALL Follow Design IP


071119 Add net name



Add net name






close to IC 200 mil



Add DSM function

Reserved DSM Function



To Transformer




To SB

+EVDD12




From SB


071217 Base on Design IP




071121 close to LAN CHIP To SB



071129 Correct net name




From Clock Gen.









From SB

Pin.33 is Clkreq# pin similar to Clkrun function in the PCI interface. If this function not implemented, make this pin floating or connect to the ground.


25MHz Crystal







# MDC




<Variant Name>






<b>ASUS</b>		<b>Title : LAN-MDC</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Richard Lu</i>	
Size Custom	Project Name <b>F5Z</b>	Rev 1.0	
Date: Monday, May 19, 2008	Sheet 35 of 94		

ALC663	Mount	R3614,R3674,R3675,RX3612,RX3613,R3618,R3613,R3612,C3629,C3608
	NO Mount	R3672,R3673,R3631,R3632,R3608


## AUDIO POWER



## CODEC:ALC662 / ALC663





### AMP POWER




SAIN0	GAIN1	Av (dB)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

### SPEAKER AMP



### MUTE CONTROL



TYPE	LINE_OUT	S/PDIF_OUT	NC
LINE2_JD_D	L	H	H
JACK_SW#	L	L	H


EAPD keep low (mute) to solve the pop noise that from MIC BIAS via CODEC A-A path while S3/S4 resume for ALC660-D. Base on pop noise by each model. If your model do not care the A-A path pop-noise, you can not mount D3711, Q3755, but mount R3764 and R3765

#### For ALC662

#### For ALC663 Cap-less

Cap-less with pop-noise, RX3612, R3X613 mount 0 Ohm, mount R3777, R3778. no mount CE3751, CE3752, R3758, R3759, R3756, R3757

### Headphone Connector




<Variant Name>


<b>ASUS</b> Title: AMP-GMT1431	
ASUStek COMPUTER INC	Engineer: Richard Lu
Size: Custom	Project Name: F5Z
Date: Monday, May 19, 2008	Sheet 37 of 84

# INTERNAL MICROPHONE


If EAPD available(fix MIC bias switching "POP" noise):  
 Replace R3801,R3802 by one 4.7K ohm resistor.  
 DNI C3801.




# EXTERNAL MICROPHONE




Reserved the external MIC bias(T filter).






**!! ExpressCard Standard 1.0:**  
 Change Pin7 from RESERVED to SMBCLK  
 Change Pin8 from SMBCLK to SMBDATA  
 Change Pin9 from SMBDATA to +1.5V

**NewCard Header**





071120  
 change cap to 0 ohm  
 From SB


080225 080225 close to connect




**NewCard Ejecter**







3.0V-3.6V  
 Ave= 200mA  
 Max= 275 mA



3.0V-3.6V  
 Ave= 1000mA  
 Max= 1300 mA




1.35V-1.65V  
 Ave= 500 mA  
 Max= 650 mA




<Variant Name>

# Block A



## For PCMCIA Debug Card

If support NewCard Debug Card,  
Pls don't mount all components.




<Variant Name>




# LCD Backlight Control

## LCD Power




Cable Requirement:  
Impedance: 100 ohm +/- 10%  
Length Mismatch <= 10 mils  
Twisted Pair(Not Ribbon)  
Maximum Length <= 16"

# LCD LVDS Interface



# INVERTER Interface


BIOS  
BACK\_OFF#:When user push "Fn+F7"  
button, BIOS active this pin to  
turn off back light.




Modify for DesignIP


INVERTER  
Interface/Spaker CONN.

Delete LID\_SW SCH







EMI REQUEST







PLACE ESD Diodes near  
VGA port



<Variant Name>

# Thermal Sensor




080408 Close to DNX FOR G786

Route H\_THERMDA and H\_THERMDC on the same layer

-----OTHER SIGNALS  
15 mils  
=====GND  
10 mils  
=====H\_THERMDA(10 mils)  
10 mils  
=====H\_THERMDC(10 mils)  
10 mils  
=====GND  
15 mils  
-----OTHER SIGNALS


Avoid FSB,Power

# DC FAN Control




# SATA HDD

071212  
change 0.01uF P/N

















# ODD





071119 change common  
choke and R P/N




Change all MOS with ESD part




<Variant Name>

<b>ASUS</b>		<b>Title : USB CONN</b>	
ASUSTek COMPUTER INC		Engineer: <b>Richard Lu</b>	
Size	Project Name	Rev	
Custom	<b>F5Z</b>	1.0	
Date: Monday, May 19, 2008		Sheet 52 of 94	






**H = 5.2mm**  
**FOR TV TUNER**  
**( UWB OPTION )**




**H = 3.0mm**

**ME P/N : 14G152075000**




# LED


## For POWER LED




## BATTERY LED




## Num Lock




## Cap Lock




## SATA/IDE LED




## WireLess LED



## BT LED





## Scroll Lock



Change all LED for 5mA

delete D5601  
071127




Change all MOS with ESD part

# F5Z SWITCH CIRCUIT


Move SW from P32 to P56

Add SHUT Down SCH


## Power SW.



## Marathon SW.




## SHUT\_DOWN#





P/N: 12G091030050






Change net name



Change all MOS with ESD part




Change net name

Change net name


# BATTERY

071120 cahnge PL->L,PT->T,PC->C






# Reference To M51

071203 change footprint




# Without Battery & Pull out Adapter





Add for AC Adapter protect

# DC JACK-IN




071218  
Delete GND\_DC , Bead  
,and Test Point


**For Bluetooth**




**Change all MOS with ESD part**




**For Side SW**










**FOR SCREW HOLE**









**FOR CPU**



**FOR VGA**





# HDMI



<Variant Name>

		<b>Title : HDMI CON</b>	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	<b>F5Z</b>	1.0	
Date: Monday, May 19, 2008		Sheet	71 of 94





Open for R5C833

Guard GND

Closed to R5C832/R5C833







080408 Add r7407 and c7415 for EMI

<Variant Name>

**ASUS** ASUSTeK COMPUTER INC **Engineer:** \*

Size	Project Name	Rev
Custom	<b>F5Z</b>	1.0
Date: Monday, May 19, 2008		Sheet 74 of 94






080131

CARD\_READER\_36P


<Variant Name>

## eSATA Connector




<Variant Name>

		<b>Title :</b> *
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>F5Z</b>	1.0
Date: Monday, May 19, 2008		Sheet 76 of 94



<Variant Name>

		Title : *	
		ASUSTeK COMPUTER INC Engineer:	
Size Custom	Project Name F5Z	Rev 1.0	
Date: Monday, May 19, 2008		Sheet 77 of 94	

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V Pre_metal	X	X


VFIXEN VID Codes

SVC	SVD	Output	Pre_metal
0	0	1.4	1.1
0	1	1.2	1.0
1	0	1.0	0.9
1	1	0.8	0.8

**Design Current : 4A**  
**Maximum current : 4.4A**


**OCp point Typ : 4.6A**

**+CPU\_VDDNB +CPU\_VDDNB\_O**



**Design Current : 14.4A**  
**Maximum current : 18A**  
**OCp point Typ.: 21.6A**  
**+CPU\_VDDO**

**Design Current : 14.4A**  
**Maximum current : 18A**  
**OCp point Typ.: 21.6A**  
**+CPU\_VDD1**



SVC	SVD	Output
R8076	R8077	1.4
R8076	R8074	1.2
R8075	R8077	1.0
R8075	R8074	0.8



\* Rocset = Ioc \* DRC / 10uA

+1.2V0: ROCSET = R8213 ; R8215 = R8213=10KOhm; OCP>7.5A

+1.8V0: ROCSET = R8212 ; R8212 =R8211 =4.7KOhm ; OCP>14A

\* VREF = 0.6V+-1%

+1.2V0 = VREF \* ( R8206 + R8214 ) / R8214 =1.2V+-2%


+1.8V0 = VREF \* ( R8207 + R8210 ) / R8207=1.806V+-2.38% (1.764-1.849)

\* Fsw = 1 / K / Rfset ; K = 1.5 \* 10e-10



+1.2V0: Rfset =R8204; Fsw=366KHz

+1.8V0: Rfset =R8202; Fsw=300KHz


\* Pin 29 connect to GND with 5 Via independent, isolate Pin17 and Pin18




SKIP# = VDD , forced PWM mode  
 SKIP# = OPEN ,ultrasonic mode  
 SKIP# = GND , pulse skipping mode



**+2.5V\_CPU\_VDDA**




**+1.5VS & +1.1V\_NB**





POWER PATH & BAT\_LEARN



AC\_IN Threshold 2.048Vmax A/D\_DOCK\_IN  
 > 17.44V active  
 Adapter In(max) =  $(0.075V/Rsense(ADin)) * [VCLS/VREF]$   
 $Rsense(ADin) = 0.010\Omega$   
 $VCLS = 2.5341V$   
 $\Rightarrow In(max) = 4.5A$   
 $\Rightarrow Constant Power = 19 * 4.5 = 85.5W$   
 $\Rightarrow R8805 = 20K, R8819 = 30K$   
 Charge Current  $I_{chg} = [(0.075V/Rsense(CHG)) * [VICTL/3.6V]]$   
 $Rsense(CHG) = 0.025\Omega$   
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$   
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$   
 $V_{batt} = Cell * [Vref - (VICTL - 1.8V) / 9.52]$   
 $VICTL = 1.588V \Rightarrow V_{batt} = 4.2V$   
 Mode pin :  $V_{mode} > 2.5V$  (try to LDO pin)  $\rightarrow$  4 Cells  
 $2.0 > V_{mode} > 1.6V$  (floating)  $\rightarrow$  3 Cells  
 $0.8 > V_{mode}$  (try to GND)  $\rightarrow$  Learning mode  
 VICTL < 0.8V or DCIN < 7V  $\rightarrow$  Charger Disable  
 Precharge current = 150mA


AC\_BAT\_SYS\_INV to Inverter connect,  
 Power trace = 60mil(min),  
 Put JP8805 close to Q8800

Change MLCC size from 1210 to 1206


Change MLCC size from 1210 to 1206

4S: Mount R8808 only  
 3S: Unmount all components  
 3S/4S: Unmount R8808, and mount others


### BATTERY IN DETECT



### ADAPTER IN DETECT






### +2.5VREF




U9000 Main source change to 06G006002414 (tolerance:1%).  
Add second source 06G006002610 (tolerance:1%),  
06G006002412 (tolerance:0.2%) and  
06G006002020 (tolerance:0.2%)


SUSC#\_PWR POWER



SUSB#\_PWR POWER




# POWER GOOD DETECTOR




AC_BAT_SYS	AC_BAT_SYS	60,80,81,82,83,88
BAT	BAT	60,88
BAT_CON	BAT_CON	60,88
+2.5VREF	+2.5VREF	82,84,88,90
+3VA	+3VA	20,30,45,56,57,61,62,81
+5VAO	+5VAO	81,84,90
+5VO	+5VO	81,82,88,90,91
+5VSUS	+5VSUS	81
+5V	+5V	44,45,52,57,91
+5VS	+5VS	23,30,31,36,37,46,50,51,57,71,80,83,91
+3VO	+3VO	56,81,91,92
+3VSUS	+3VSUS	4,20,21,22,23,24,30,33,35,37,43,53,56,80,81
+3V	+3V	30,35,44,45,53,55,57,61,62,83,91
+3VS	+3VS	5,7,8,12,13,14,21,22,23,24,29,30,31,33,36,37,43,45,46,50,51,53,55,56,57,61,62,71,73,74,75,77,80,84,91,92
+12VSUS	+12VSUS	81,84,91
+12V	+12V	37,57,75,91
+12VS	+12VS	30,45,57,71,91
+1.8VO	+1.8VO	82,84,91
+1.8V	+1.8V	4,5,6,7,8,9,57,82
+1.8VS	+1.8VS	5,12,13,14,21,57,91
+0.9V	+0.9V	4,6,9,57,82
+0.9VO	+0.9VO	82
+2.5V_CPU_VDDA	+2.5V_CPU_VDDA	5,57,84
+1.5VS	+1.5VS	43,53,55,57,84
+1.5VO	+1.5VO	84
+1.1VO	+1.1VO	84
+1.1V_NB	+1.1V_NB	12,14,57,84
+1.2VO	+1.2VO	82,84,91
+1.2VSUS	+1.2VSUS	23,82
+1.2V_CPU_NB_SB	+1.2V_CPU_NB_SB	3,14,20,22,23,57,91
+VCC_NB_O	+VCC_NB_O	83
+VCC_NB	+VCC_NB	14,57,83
+CPU_VDD0	+CPU_VDD0	6,57,80
+CPU_VDD1	+CPU_VDD1	6,57,80
+CPU_VDDNB_O	+CPU_VDDNB_O	80
+CPU_VDDNB	+CPU_VDDNB	6,57,80

**FOR POWER TEST**



<b>ASUS</b>		<b>Title : POWER_SIGNAL</b>	
<OrgName>		<b>Engineer:</b>	
Size	Project Name		Rev
B	F5Z		1.0
Date: Monday, May 19, 2008		Sheet	93 of 94



[www.s-manuals.com](http://www.s-manuals.com)