














F3T Block Diagram







For DDR2 add/cmd refer to split plane.



REV .
TYPE

U3A

MEM_MA_DATA[0:63] 3

U3B

MEM_VREF_DIMM 1

DDR2

U3C

MEM_VREF_DIMM 1

DDR2

U3D

MEM_VREF_DIMM 1

DDR2

U3E

MEM_VREF_DIMM 1

DDR2

U3F

MEM_VREF_DIMM 1

DDR2

U3G

MEM_VREF_DIMM 1

DDR2

U3H

MEM_VREF_DIMM 1

DDR2

U3I

MEM_VREF_DIMM 1

DDR2

U3J

MEM_VREF_DIMM 1

DDR2

U3K

MEM_VREF_DIMM 1

DDR2

U3L

MEM_VREF_DIMM 1

DDR2

U3M

MEM_VREF_DIMM 1

DDR2

U3N

MEM_VREF_DIMM 1

DDR2

U3O

MEM_VREF_DIMM 1

DDR2

U3P

MEM_VREF_DIMM 1

DDR2

U3Q

MEM_VREF_DIMM 1

DDR2

U3R

MEM_VREF_DIMM 1

DDR2

U3S

MEM_VREF_DIMM 1

DDR2

U3T

MEM_VREF_DIMM 1

DDR2

U3U

MEM_VREF_DIMM 1

DDR2

U3V

MEM_VREF_DIMM 1

DDR2

U3W

MEM_VREF_DIMM 1

DDR2

U3X

MEM_VREF_DIMM 1

DDR2

U3Y

MEM_VREF_DIMM 1

DDR2

U3Z

MEM_VREF_DIMM 1

DDR2

U3AA

MEM_VREF_DIMM 1

DDR2

U3AB

MEM_VREF_DIMM 1

DDR2

U3AC

MEM_VREF_DIMM 1

DDR2

U3AD





MEM_VREF_DIMM 1

DDR2



U3AE



MEM_VREF_DIMM 1



DDR2




STD. TYPE





3.5 MEM_MA_ADD[0:15] 
 3.5 MEM_MA_BANK[0:2] 

3.6 MEM_MB_ADD[0:15] 
 3.6 MEM_MB_BANK[0:2] 





Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V





CPU FAN will be forced on:
 1) Thermal Sensor Over-temperature
 2) WATCHDOG asserted by EC





Route CPU_THRM_DA and CPU_THRM_DC on the same layer


- 15 mils OTHER SIGNALS
- 10 mils GND
- 10 mils H_THERMDA(10 mils)
- 10 mils H_THERMDC(10 mils)
- 10 mils GND
- 15 mils OTHER SIGNALS

Avoid FSB,Power


2nd source
P/N:02G190009020




R1.1




R1.1







R close to IC within 1500 mils.

Default 4*4 H.T link mode.




Polarity
Inversion:PE0_TX2,3,6,7,8,11/PE0_TX#2,3,6,7,8,11






LCD Power






Cable Requirement:
 Impedence: 100 ohm +/- 10%
 Length Mismatch <= 10 mils
 Twisted Pair(Not Ribbon)
 Maximum Length <= 16"


LCD LVDS Interface




BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.



INVERTER Interface





















USB PORT 6 for USB CAMERA



<Variant Names>

ASUS		Title : LVDS & INVERTER	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	F3T	2.0	
Date: Monday, May 29, 2006		Sheet 14 of 74	






2nd source
P/N:02G190007330







HT MCP TXD0		HT MCP RXD0	
HT MCP TXD0	K1	HT MCP RXD0	P
HT MCP TXD1	L1	HT MCP RXD1	P
HT MCP TXD2	M1	HT MCP RXD2	P
HT MCP TXD3	N1	HT MCP RXD3	P
HT MCP TXD4	R1	HT MCP RXD4	P
HT MCP TXD5	T1	HT MCP RXD5	P
HT MCP TXD6	U1	HT MCP RXD6	P
HT MCP TXD7	V1	HT MCP RXD7	P
HT MCP TXD0		HT MCP RXD0	
HT MCP TXD0	K2	HT MCP RXD0	N
HT MCP TXD1	L2	HT MCP RXD1	N
HT MCP TXD2	M2	HT MCP RXD2	N
HT MCP TXD3	N2	HT MCP RXD3	N
HT MCP TXD4	R2	HT MCP RXD4	N
HT MCP TXD5	T2	HT MCP RXD5	N
HT MCP TXD6	U2	HT MCP RXD6	N
HT MCP TXD7	V2	HT MCP RXD7	N


Latch 4*4 H.T link mode.



HT MCP RXD0		HT MCP RXD0	
HT MCP RXD0	AA1	HT MCP RXD0	P
HT MCP RXD1	Y1	HT MCP RXD1	P
HT MCP RXD2	AA3	HT MCP RXD2	P
HT MCP RXD3	AA5	HT MCP RXD3	P
HT MCP RXD4	AA6	HT MCP RXD4	P
HT MCP RXD5	AA5	HT MCP RXD5	P
HT MCP RXD6	AA6	HT MCP RXD6	P
HT MCP RXD7	AA5	HT MCP RXD7	P
HT MCP RXD0		HT MCP RXD0	
HT MCP RXD0	Y2	HT MCP RXD0	N
HT MCP RXD1	AA4	HT MCP RXD1	N
HT MCP RXD2	AA4	HT MCP RXD2	N
HT MCP RXD3	AA6	HT MCP RXD3	N
HT MCP RXD4	AA6	HT MCP RXD4	N
HT MCP RXD5	AA6	HT MCP RXD5	N
HT MCP RXD6	AA6	HT MCP RXD6	N
HT MCP RXD7	AA6	HT MCP RXD7	N



Latch 4*4 H.T link mode.







R1.1


R1.1


Johnny R1.1

Layout adjust PCLK4
串阻和電容的位置
R2.0






R1.1 swap







USB [3:0] -> USB PORT
 USB 4 -> NEW CARD
 USB 5 -> BT Module
 USB 6 -> C.A
 USB 7 -> MINI CARD



Strap Option

NOTE 3

Boot mode select	
0	User Mode
1	Safe Mode



MCP51 master/slave mode	
0	normal
1	slave mode


BUF_SIO_CLK select	
0	14.31818 MHz
1	24 MHz

ACZ_RST# select	
0	MII
1	RGMII








Backup BATT
 P/N: 07G016402032


2nd Source 11G232210526320





ALC660 Ver D: R7136 change to 20K ohm 1%





To Internal Speaker Connector

INTSPKR+	L7033	1	2	220Ohm
INTSPKR-	L7034	1	2	220Ohm
INTSPKL+	L7035	1	2	220Ohm
INTSPKL-	L7036	1	2	220Ohm

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title : MIC Pre-AMP	
ASUSTek COMPUTER INC. NB1		Engineer: JAY TSAI	
Size	Project Name		Rev
C	F3T		1.0
Date: Monday, May 29, 2006		Sheet	23 of 74

5



4

3

2

1

MDC CONN.



5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : <i>N/A</i>	
ASUSTeK COMPUTER INC		Engineer: <i>JAY TSAI</i>	
Size Custom	Project Name F3T	Rev 1.0	
Date: <i>Monday, May 29, 2006</i>		Sheet	25 of 74

5


4

3


2

1


MINI PCIEX CONNECTOR




BLUETOOTH CONNECTOR




SATA_HDD





JAY0308->ME modify part number to 12G15110022R .

















HDD




CD-ROM








TYPE	JP	UK	US
KID1	H	H	L
KID2	L	H	L





R2.0 4_28
Mount BIOS IC


ISA ROM
PLCC32 Socket PN: 12G04300032F
SST-PLCC32 4Mbits Flash ROM
PN:05G001014110(+3.3V)



EC ADC Battery R2.0 4_20



EC Hardware Strap




strap value sampled after VSTBY power up reset

BADDR[1:0]
No pull up:
The register pair to access PNP_CFG is 002Eh and 002Fh.
Ext 10K up on BADDR0:
The register pair to access PNP_CFG is 004Eh and 004Fh.
Ext 10K up on BADDR1:
The register pair to access PNP_CFG is determined by EC domain registers SWCBALR and SWCBAHR.

Share Memory SHBM
No pull up:
disable shared memory with host BIOS
Ext 10K up:
enable shared memory with host BIOS


PPEN
No pull up:
Normal
Ext 10K up:
KBS interface pins are switched to parallel port interface for in-system programming.



- MDIO02--> xDCE#
- MDIO05--> SD Power Control 1 / xDWP
- MDIO06--> xD/MS/SD LED Control
- MDIO14--> xD Data
- MDIO15--> xD Data
- MDIO16--> xD Data
- MDIO17--> xD Data
- MDIO18--> xD CLE
- MDIO19--> xD ALE




- MDIO11--> MS Card Detect
- MDIO13--> SD Write Protect
- MDIO04--> SD Card Power0 Control/MS Power Control
- MDIO07--> SD External Clock/MS External Clock
- MDIO08--> SD Command/MS Bus State
- MDIO09--> SD Clock/MS Clock
- MDIO10--> SD Data 0/MS Data 0
- MDIO11--> SD Data 1/MS Data 1
- MDIO12--> SD Data 2/MS Data 2
- MDIO13--> SD Data 3/MS Data 3

- MDIO00--> SD Card Detect
- MDIO01--> MS Card Detect
- MDIO03--> SD Write Protect
- MDIO04--> SD Card Power0 Control/MS Power Control
- MDIO08--> SD Command/MS Bus State
- MDIO09--> SD Clock/MS Clock
- MDIO10--> SD Data 0/MS Data 0
- MDIO11--> SD Data 1/MS Data 1
- MDIO12--> SD Data 2/MS Data 2
- MDIO13--> SD Data 3/MS Data 3





NEW CARD SOCKET


!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V



3 IN 1 CARD READER SOCKET







R2.0 4_19
P/N change from 12G340001911 to 12G340001920








LAN PORT


PHY_AVDD18



LPC DEGUG CONNECTOR









R2.0 4_27

ME change T.P switch from 12G09103004E to 12G09103004P







for Cap. Lock

for Num Lock


for Scroll Lock

For SATA/IDE LED



R2.0 4_27
 LED 1,2,3,5,6,7,8 P/N change from 07G015700021 to 07G015700341
 LED 4 P/N change from 07G015700024 to 07G015700064




TOUCH PAD SWITCH




For POWER LED

For BT LED



For WireLess LED




For BATTERY LED




R2.0
 Delete T/P LED circuit



R1.1





For SB timing 10ms.



R1.1

R2.0
5_4
Change to for
P/N


R1.1 3/10




R2.0
4_12
T7244
T7C28T

POWER SWITCH

Without Battery & Pull out Adapter




DC Power Jack




Note: Reserved

FOR LEFT UNDER




FOR FAN



FOR FAN



FOR RIGHT UP





R2.0

4_20

FOR FAN


Fix Hole

position




FOR SCREW HOLE


FOR CPU



FOR VGA






		Title : N/A	
ASUSTeK COMPUTER INC		Engineer: JAY TSAI	
Size	Project Name		Rev
Custom	F3T		1.0
Date: Monday, May 29, 2006		Sheet	40 of 74

- 11 PCIEG_RXP[0:15]
- 11 PCIEG_RXN[0:15]
- 11 PCIEB_RXP[0:15]
- 11 PCIEB_RXN[0:15]



2nd source
P/N: 02G190009710

N.V suggest ,Dual layout





Polarity
Inversion: PCIEB_RXP1,2,4,6,10,14 / PCIEB_RXN1,2,4,6,10,14

PCIEB_RXP#	PCIEB_RXN#	PCIEG_TXP#	PCIEG_TXN#	PCIEG_RXP#	PCIEG_RXN#	PCIEG_TXP#	PCIEG_TXN#
PCIEB_RXP0	PCIEB_RXN0	PCIEG_TXP0	PCIEG_TXN0	PCIEG_RXP0	PCIEG_RXN0	PCIEG_TXP0	PCIEG_TXN0
PCIEB_RXP1	PCIEB_RXN1	PCIEG_TXP1	PCIEG_TXN1	PCIEG_RXP1	PCIEG_RXN1	PCIEG_TXP1	PCIEG_TXN1
PCIEB_RXP2	PCIEB_RXN2	PCIEG_TXP2	PCIEG_TXN2	PCIEG_RXP2	PCIEG_RXN2	PCIEG_TXP2	PCIEG_TXN2
PCIEB_RXP3	PCIEB_RXN3	PCIEG_TXP3	PCIEG_TXN3	PCIEG_RXP3	PCIEG_RXN3	PCIEG_TXP3	PCIEG_TXN3
PCIEB_RXP4	PCIEB_RXN4	PCIEG_TXP4	PCIEG_TXN4	PCIEG_RXP4	PCIEG_RXN4	PCIEG_TXP4	PCIEG_TXN4
PCIEB_RXP5	PCIEB_RXN5	PCIEG_TXP5	PCIEG_TXN5	PCIEG_RXP5	PCIEG_RXN5	PCIEG_TXP5	PCIEG_TXN5
PCIEB_RXP6	PCIEB_RXN6	PCIEG_TXP6	PCIEG_TXN6	PCIEG_RXP6	PCIEG_RXN6	PCIEG_TXP6	PCIEG_TXN6
PCIEB_RXP7	PCIEB_RXN7	PCIEG_TXP7	PCIEG_TXN7	PCIEG_RXP7	PCIEG_RXN7	PCIEG_TXP7	PCIEG_TXN7
PCIEB_RXP8	PCIEB_RXN8	PCIEG_TXP8	PCIEG_TXN8	PCIEG_RXP8	PCIEG_RXN8	PCIEG_TXP8	PCIEG_TXN8
PCIEB_RXP9	PCIEB_RXN9	PCIEG_TXP9	PCIEG_TXN9	PCIEG_RXP9	PCIEG_RXN9	PCIEG_TXP9	PCIEG_TXN9
PCIEB_RXP10	PCIEB_RXN10	PCIEG_TXP10	PCIEG_TXN10	PCIEG_RXP10	PCIEG_RXN10	PCIEG_TXP10	PCIEG_TXN10
PCIEB_RXP11	PCIEB_RXN11	PCIEG_TXP11	PCIEG_TXN11	PCIEG_RXP11	PCIEG_RXN11	PCIEG_TXP11	PCIEG_TXN11
PCIEB_RXP12	PCIEB_RXN12	PCIEG_TXP12	PCIEG_TXN12	PCIEG_RXP12	PCIEG_RXN12	PCIEG_TXP12	PCIEG_TXN12
PCIEB_RXP13	PCIEB_RXN13	PCIEG_TXP13	PCIEG_TXN13	PCIEG_RXP13	PCIEG_RXN13	PCIEG_TXP13	PCIEG_TXN13
PCIEB_RXP14	PCIEB_RXN14	PCIEG_TXP14	PCIEG_TXN14	PCIEG_RXP14	PCIEG_RXN14	PCIEG_TXP14	PCIEG_TXN14
PCIEB_RXP15	PCIEB_RXN15	PCIEG_TXP15	PCIEG_TXN15	PCIEG_RXP15	PCIEG_RXN15	PCIEG_TXP15	PCIEG_TXN15




<Variant Name>






**Decoupling for FBA.
ACAP to memory**










**Decoupling for FBC.
ACAP to memory**







FS_IN1	MHZ	Spread % Default
0	14.318MHZ IN -> 27MHZ OUT	-0.8 down spread
1	27 MHZ IN -> 27MHZ OUT	-1.25 down spread

ASUS Title : G73M(4)-GND&Decoupling
 Engineer: JAY TSAI
 Date: Monday, May 29, 2006 Sheet 44 of 74



CRT_RED_G73M R7390 10402 2 1% 150Ohm
 CRT_GREEN_G73M R7391 10402 2 1% 150Ohm
 CRT_BLUE_G73M R7392 10402 2 1% 150Ohm




88.7 (HDTV) or 124 (SDTV)

ASUS Title: G73M(5)_LVDS&VGA&TV
 Engineer: JAY TSAI
 Project Name: F3T
 Date: Monday, May 29, 2006 Sheet 46 of 74

SWAPABLE

R1.1

+0.9VS_G73M




FBA CMD/ADDR Termination

SWAPABLE

+0.9VS_G73M

R1.1




FBC CMD/ADDR Termination

<Variant Name>

		Title : G73M-Termination	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	F3T	2.0	
Date: Monday, May 29, 2006		Sheet	47 of 74



R2.0 SLI








<Variant Name>








ASUS		Title : LVDS SWITCH	
<OrgName>		Engineer: JAY TSAI	
Size B	Project Name F3T	Date Monday, May 29, 2006	Rev 2.0
Sheet 48 of 74			

"1" =TV
"0" =VGA




To support monochrome VGA display monitor detection.





		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name	<Doc>	Rev
B	P/N	<OrgAddr2>	2.0
Date: Monday, May 29, 2006		Sheet 50 of 74	

R2.0
Delete Test Parts

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	2.0
Date: Monday, May 29, 2006		Sheet	51 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : test

<OrgName> Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1

Date: Monday, May 29, 2006 Sheet 52 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1
Date: Monday, May 29, 2006		Sheet	53 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : test

<OrgName> Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1

Date: Monday, May 29, 2006 Sheet 54 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : test

<OrgName> Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1

Date: Monday, May 29, 2006 Sheet 55 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : test

<OrgName> Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1

Date: Monday, May 29, 2006 Sheet 56 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : test

<OrgName> Engineer: <OrgAddr1>

Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1

Date: Monday, May 29, 2006 Sheet 57 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1
Date: Monday, May 29, 2006		Sheet	58 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : test

<OrgName>

Engineer: <OrgAddr1>

Size
A

Project Name
P/N

<Doc>
<OrgAddr2>

Rev
1

Date: Monday, May 29, 2006

Sheet 59 of 74

5

4

3

2

1

5

4

3

2

1

D

D

C


C


B

B

A

A

		Title : test	
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name	<Doc>	Rev
A	P/N	<OrgAddr2>	1
Date: Monday, May 29, 2006		Sheet	60 of 74



+3VS

11/09

38,70 CPU_PWR_GD

2 CPU_VID0

2 CPU_VID1

2 CPU_VID2

2 CPU_VID3

2 CPU_VID4

2 CPU_VID5

+5VS

10/31

R6103 10kOhm

R6104 10kOhm

R6105 10kOhm

R6106 10kOhm

R6107 10kOhm

R6108 10kOhm

R6139 close to L6101

R1.1

OAIN+

OAIN-

R6123 1kOhm

R6121 470Ohm

R6124 1kOhm

R6140 1MOhm

R6135 100Ohm

C6111 100PF/50V

C6119 1000PF/50V

C6120 150PF/50V

C6121 4.7UF/16V

R6128 100Ohm

T6104 TPC28T

R6129 00Ohm

16 CPU_VRON

67 CPU_VRON_PWR

0.1UF/50V

C6101

+5VS

10/31

R6101 100kOhm

R6138 100kOhm

Q6109A UM6K1N

T6105 TPC28T

C6109B UM6K1N

2 CPU_VDD_FB

2 CPU_VDD_FB#

11/01

REF = 300kHz

R6130

R6132 121kOhm

R6131 200kOhm

R6135 150kOhm

C6123 0.22UF/10V

R6136 00Ohm

R6137 00Ohm

R6133 00Ohm

R6141 00Ohm

R6142 00Ohm

R6134 30.1kOhm

R6139 10kOhm

R6140 1MOhm

C6117 470PF/50V

8760_REF

VREF = 2V

8760_REF

R2.0

R6122 10Ohm

C6118 0.1UF/50V

OAIN+

Q6102 SI4392DY

Q6101 SI4392DY

C6102 1000PF/50V

C6103 1UF/25V

CE6105 15UF/25V

CE6106 15UF/25V

AC_BAT_SYS

T6102 TPC28T

L6101 0.56UH

R6102 1mOhm

R6109 1.82kOhm

R6110 1.87kOhm

R6111 1kOhm

C6109 1000PF/50V

C6110 4.7UF/16V

C6107 27UF/25V

C6116 0.22UF/25V

R6126 1.82kOhm

L6102 0.56UH

OAIN-

OAIN+

11/19

11/21

+VCORE

(35A)

T6106 1 TPC28T CPU_VID0

T6107 1 TPC28T CPU_VID1

T6108 1 TPC28T CPU_VID2

T6109 1 TPC28T CPU_VID3

T6110 1 TPC28T CPU_VID4

T6111 1 TPC28T CPU_VID5

T6122 1 TPC28T CPU_PWR_GD

T6133 1 TPC28T CPU_VDD_FB

T6134 1 TPC28T CPU_VDD_FB#

+VCORE

T6112 1 TPC28T

T6113 1 TPC28T

T6114 1 TPC28T

T6115 1 TPC28T

T6116 1 TPC28T

T6117 1 TPC28T

T6118 1 TPC28T

T6119 1 TPC28T

T6120 1 TPC28T

T6121 1 TPC28T

T6123 1 TPC28T

T6124 1 TPC28T

T6125 1 TPC28T

T6126 1 TPC28T

T6127 1 TPC28T

T6128 1 TPC28T

T6129 1 TPC28T

T6130 1 TPC28T

T6131 1 TPC28T

T6132 1 TPC28T

R2.0


Do not short

+VCORE

JP7189

2MM_OPEN_5MIL


C6108 330UF/2V






F=450KHZ


(REF=1.24V)
 $1.24 * (95.3 + 845) / 95.3 = 12.235$

- T6218 ○ 1 +5VAO
- TPC28T
- T6201 ○ 1 +3VUS
- TPC28T











MAX:16.5A
1.025V

VGA_VCORE



AC_BAT_SYS	AC_BAT_SYS	14,39,61,62,63,64,65,66,67,71
BAT	BAT	29,68,70,71
+5VAO	+5VAO	62,64
+5V	+5V	37,62,63,64,65,66,71
+5V	+5V	2,5,14,35,36,48
+5VS	+5VS	8,15,19,20,21,22,27,28,36,37,38,49,50,61
+3VA	+3VA	2,9,14,16,19,24,28,37,38,64,65,71
+3VAO	+3VAO	64
+3V	+3V	62,64
+3VSUS	+3VSUS	17,18,19,20,24,26,32,33,36,37,38,49,50,62,63,65,70
+3V	+3V	14,17,24,26,36,45,50
+3VS	+3VS	2,5,6,8,11,12,13,14,15,16,17,18,19,20,21,22,24,26,27,28,30,31,32,34,36,37,48,49,50,61,63,64
+3VS_G73M	+3VS_G73M	15,36,41,44,45,46,50,64
+12VSUS	+12VSUS	62,64
+12V	+12V	8,22,32,35,36,64
+12VS	+12VS	14,15,22,36,37
+2.5V	+2.5V	64
+2.5VS	+2.5VS	2,9,12,13,15,36,64
+2.5VS_G73M	+2.5VS_G73M	36,44,46,64
+1.8V	+1.8V	63,64,65
+1.8V	+1.8V	2,4,5,6,9,36,65
+1.8VS	+1.8VS	13,36
+1.8VS_G73M	+1.8VS_G73M	36,42,43,44,46,64
+1.5VSUS	+1.5VSUS	18,20,64
+1.2VSUS	+1.2VSUS	64
+1.2V	+1.2V	63,64
+1.2VS	+1.2VS	9,10,11,13,16,20,36,50,63
+1.2VS_HT	+1.2VS_HT	2,4,9,13,36,63
+1.2VS_G73M	+1.2VS_G73M	36,41,42,43,64
+VCORE	+VCORE	4,61
VGA_VCORE	VGA_VCORE	41,66
+0.9V	+0.9V	4,7,36,65
+0.9VS_G73M	+0.9VS_G73M	36,43,44,47,50,64
+5VCHG	+5VCHG	68,71
+5VLCM	+5VLCM	37,71
+2.5VREF	+2.5VREF	63,71

<Variant Name>

ASUS Title: POWER_LOAD_SYSTEM

ASUSTECH Engineer: Adams_Lin


Size	Project Name	Rev
Custom	F3T	1.0

Date: Monday, May 29, 2006 Sheet 67 of 74

12/07/05

71 CHG_SRC
71 CSSP
71 CSSN

71 MAX8725_PDS
71 MAX8725_PDL



LDO : 5.4V
REF : 4.2235V

R1.1

R1.1

R1.1

R1.1



R1.1

R1.1

R1.1


R1.1

R2.0





- AC_IN Threshold 2.048Vmax A/D_DOCK_IN >17.46V active
- Adapter lin(max) = [0.075V/Rsense(ADin)]*[VCLS/VREF]
Rsense(ADin)=0.01 ohm
VCLS= 2.59V
=> lin(max)=4.6A
=> Constant Power = 19 * 4.737A = 90W
- Charge Current Ichg = [0.075V/Rsense(CHG)]*[ICTL/3.6V]
Rsense(CHG)=0.025 ohm
VICTL= 3.0V => Ichg = 2.5A
VICTL= 1.5V => Ichg = 1.25A
VICTL= 0.18V => Ichg = 150mA
- Vbatt = Cell * { Vref + [(VCTL- 1.8V)/ 9.52] }
VCTL= 1.615V
=> Vbatt = 4.2V
- Mode pin : Vmode > 2.8V (try to LDO pin) ----> 4 Cells
2.0 > Vmode > 1.6V (floating) ----> 3 Cells
0.8 > Vmode (try to GND) ----> Learning mode
- VICTL < 0.8V or DCIN < 7V -->Charger Disable





		Title :	
ASUSTECH		Engineer: <i>Adams_Lin</i>	
Size	Project Name	Rev	
Custom	F3T	1.0	
Date: <i>Monday, May 29, 2006</i>		Sheet	69 of 74

R2.0



11/23:Change P/N and footprint use 12G200010909



+5VCHG, +5VLCM, +2.5VREF

ReF: 1.24V
 ON: EN>2V (A/D_DOCK_IN>17V)
 OFF: EN<0.6V (A/D_DOCK_IN<5.1V)

BATTERY IN CIRCUIT

5

4

3

2

1

D

D

C


C

B

B

A

A

		Title : SYSTEM RESOURCE	
		Engineer: JAY TSAI	
1	Project Name		Rev
C	F3T		1.0
Date: Monday, May 29, 2006		Sheet 72 of 74	

5

4

3

2

1

NOTE 1

The level shifter for the signals from us: CPU_RST, CPU_PWGD, HT_STOP outputs from C51, these 3 signals are bi-directional signals and we may use the input the portion of the I/O buffer. We confirmed 1.8V is in the area that is may not be recognized correctly.

NOTE 2 ROM Strap Block Location

The ROM Strap logic is implemented in the subtractive device in the system. This ensures that there is the minimum amount of logic between the subtractive device and the system BIOS, thus reducing the portions of the design that must come up operating correctly on reset. The companion MCP needs only PCI_CLK and the LPC bus to come up before it can complete its ROM Strap. C51 needs the Hypertransport link to the companion MCP to come up before the ROM Strap can begin. This link boots to a fixed frequency and relies on the clock from the companion MCP so it should require no additional configuration to start up.

NOTE 3 Getting Pointers to Safe or User Tables

The first read by the ROM Strap logic is to read a fixed address to get a pointer to the BIOS table. There are two pointers—one for the Safe table and one for the User table. The C51 will always read from the User table, but the companion MCP may override it and force it to read from the Safe table. The C51 will be unaware that this has occurred, but will receive a pointer to the Safe table instead of the User table. The C51 will always check that the table has the magic value 2B16D065h as the first entry in the table..

Note: The User and Safe tables may reside at any address in the ROM BIOS image. There are no restrictions for data alignment for any of these tables; they may appear at any byte-aligned

NOTE 4

1. What is "Defer shut down"?

Ans:The signal is used only in system with more than one MCP51 (master/slave).

The master will wait for the slave (via this pin) before shutting down.


NOTE 5

2. Why is 4.7uF necessary for VCC_RTC?

Ans: VBAT input consumes much more power (10~20 times more) when the chip is powered up. 10uA is only when it is powered by battery.

NOTE 6

Battery discharge current is 6A.



www.s-manuals.com