

CHELSEA DJ2 UMA Schematics Document

AMD Danube CPU S1G4


RS880M + SB820M

2010-04-13

REV : X01


DY : Nopop Component
HDMI : Pop for HDMI function
GIGA : Pop for GIGA LAN
10/100 : Pop for 10/100 LAN

3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cover Page			
Size Custom	Document Number Chelsea DJ2 AMD UMA		Rev X01
Date:	Tuesday, April 13, 2010		Sheet 1 of 90

Project code : 91.4EM01.001
 PCB P/N : 48.4EM18.0SA
 Revision : 10211-SB

Chelsea DJ2 AMD UMA Block Diagram



CHARGER	
BQ24745RHDR	
INPUTS	OUTPUTS
+DC_IN_SS	+PWR_SRC
+CHARGER_SRC	
SYSTEM DC/DC	
RT8205BGQW-GP 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW
SYSTEM DC/DC	
RT8209EGQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.1V_RUN
CPU CORE	
ISL6265AHRZ-T-GP 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE +VDDNB
DDR III SUS&VTT	
TPS51116RGER 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS
SYSTEM DC/DC	
APL5930KAI 52	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC	
Switces/RT9013 42,53	
INPUTS	OUTPUTS
+3.3V_ALW	+3.3V_RUN
+5V_ALW	+5V_RUN
+1.5V_SUS	+1.5V_RUN
+3.3V_RUN	+2.5V_RUN
SYSTEM DC/DC	
TPS51125RGER 48,51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.1V_ALW
+1.5V_SUS	+CPU_VDDR
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

3 DJ2 AMD UMA (10 100 w HDMI)

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Block Diagram**

Size: **A3** Document Number: **Chelsea DJ2 AMD UMA** Rev: **X01**


Date: Tuesday, April 13, 2010 Sheet 2 of 90

Power Block Diagram


Power Shape




SB820M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



3 DJ2 AMD UMA (10 100 w HDMI)

SB820M Strapping

Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide

Name	Strap Name	Schematic Note
LPCCLK0	ECEnableStrap	Embedded Controller (EC) * 0 V - Disabled 3.3 V - Enabled
EC_PWM3 EC_PWM2	{ROMTYPE_1, ROMTYPE_0 }	ROMTYPE_1 ROMTYPE_0 ROM TYPE 3.3V 0V SPI ROM 3.3V 3.3V Reserved 0V 0V Firmware Hub 0V 3.3V LPC ROM * (supports both LPC and PMC ROM types)
LPCCLK1	CLKGEN	Defines clock generator 0V - External clock mode: Use 100-MHz PCIeR clock as reference clock and generate internal clocks only. * 3.3V- Integrated clock mode: Use 25-MHz crystal clock and generate both internal and external clocks
PCICLK1	BIF_GEN2_COMPLIANCE_Strap	Set PCIe to Gen II mode 0V- Force PCIe interface at Gen I mode * 3.3V- PCIe interface is at Gen II mode Not Applicable to SB820M but provision for pull-down is required.
PCICLK2	BootFailTmrEn	Watchdog function * 0V- Disable the boot fail timer function 3.3V- Enable the boot fail timer function
PCICLK3	DefaultStrapMode	Default Debug Straps * 0V- Disable Debug Straps. 3.3V- Select external Debug Straps
PCICLK4	CPUclkSel	CPU/NB HT Clock Selection 0V- Reserved. * 3.3V- Required setting for integrated clock mode. This strap is not used if the strap CLKGEN is configured for external clock generator mode.
AZ_SDOUT	CoreSpeedMode	Slow down core clock for low power platform. * 0V- Performance mode 3.3V- Low Power mode

USB Table

USB	
Pair	Device
0	USB1
1	USB3
2	USB2
3	USB1 (I/O Board, 17")
4	WLAN
5	Reserve
6	Reserve
7	Reserve
8	Reserve
9	Reserve
10	CARD READER
11	CAMERA
12	BLUETOOTH
13	Reserve

PCIE Routing

LANE0	MiniCard WLAN
LANE1	LAN

NB880M Strapping

Capture from 46113 rs880m ds nda 1.03


Name	Strap Function	Schematic Note
DAC_VSYNC	STRAP_DEBUG_BUS_GPIO_ENABLE#	Enables debug bus access through memory I/O pads and GPIOs. 0: Enable * 1: Disable
DAC_HSYNC	SIDE_PORT_EN#	Indicates if memory side-port is available or not 0: Available * 1: Not available
SUS_STAT#	LOAD_EEPROM_STRAPS#	Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. * 1: Use default values

3 DJ2 AMD UMA (10 100 w HDMI)


		Wistron Corporation 21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsuehshan, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Title	Document Number		Rev
Size	Date		X01
AG	Chelsea DJ2 AMD UMA		
Date	Tuesday, April 13, 2010	Sheet	6 of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Clock Generator ICS9LPRS480			
Size Custom	Document Number Chelsea DJ2 AMD UMA		Rev X01
Date:	Tuesday, April 13, 2010	Sheet	7 of 90


SSID = CPU






SKT-BGA638H176
 1'nd 62.10055.111
 2'nd 62.10055.181

SSID = CPU

4.70UF*4
0.22UF*4
1000PF*4
180PF*4



0.9V(1.25A) for VDDR
1.05V---DDR1333 (1.75A)



DANUB
3 DJ2 AMD UMA (10 100 w HDM)

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File: **CPU DDR(2/4)**

Size: Custom Document Number: **Chelsea DJ2 AMD UMA** Rev: **X01**


Date: Tuesday, April 13, 2010 Sheet 9 of 90

SSID = CPU

LAYOUT: ROUTE VDDA TRACE APPROX.
50mils WIDE (USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80



3 DJ2 AMD UMA (10 100 w HDMI)








Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_Control&Debug_(3/4)**

Size	Document Number	Rev
Custom	Chelsea DJ2 AMD UMA	X01


Date: Tuesday, April 13, 2010 Sheet 10 of 90

SSID = CPU




SSID = N.B


RS880M : 71.RS880.M05



Place < 1000mils from pin C23 and A24



Place < 1000mils from pin B25 and B24



PCIE I/F GPP

PCIE I/F SB



HDMI




WLAN

LAN



A-LINK



Place < 100mils from pin AC8 and AB8

3 DJ2 AMD UMA (10 100 w HDMI)




File: AMD-RS880M HT LINK&PCIE(1/4)

Size: Document Number Chelsea DJ2 AMD UMA Rev: X01




Date: Tuesday, April 13, 2010 Sheet 12 of 90

SSID = N.B



RS880M : 71.RS880.M05



Layout Note
Trace at least 15 mil






ALLOW_LDTSTOP:
1 = LDTSTOP# can be asserted
0 = LDTSTOP# has to be de-asserted



UMA: DAC_CLK and DATA with 5V-tolerant, not need level shift

Trace at least 10 mil




STRAP_DEBUG_BUS_GPIO_ENABLE# (RS880M use VGA_VSYNC)
Enables debug bus access through memory I/O pads and GPIOs.
*1 : Disable
0 : Enable

SIDE_PORT_EN# (RS880M use VGA_HSYNC)
*1 = Memory Side port Not available
0 = Memory Side port available

LOAD_EEPROM_STRAPS#(RS880M use SUS_STAT#)
Selects Loading of STRAPS From EEPROM
*1 : use Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

*DEFAULT



3 DJ2 AMD UMA (10 100 w HDMI)


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **AMD-RS880M_LVDS&CRT_(2/4)**

Size	Document Number	Rev
Custom	Chelsea DJ2 AMD UMA	X01

Date: Tuesday, April 13, 2010 Sheet 13 of 90

SSID = N.B



3 DJ2 AMD UMA (10 100 w HDMI)


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
AMD-RS880M_SidePort_(3/4)

Size A3 Document Number **Chelsea DJ2 AMD UMA** Rev **X01**

Date: Tuesday, April 13, 2010 Sheet 14 of 90

SSID = N.B



(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)




Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 16	of 90

(Blanking)



3 DJ2 AMD UMA (10 100 w HDMI)




Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 17	of 90





Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30
 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note:
 Place these Caps near
 SO-DIMMA.



Place these caps
 close to VTT1 and
 VTT2.




Place these caps close to VTT1 and VTT2.

62.10017.N11
62.10017.Q41
H = 9.2mm

SSID = S.B

SB700 A12 : 71.SB800.M02



Place R <100mils form pins AD29,AD28

NOTE: SB8XX ONLY SUPPORTS 2 GPP PORT 2 AND 3 IS NOT SUPPORTED. (From CRB)


LPC Bus Routing first connects to MINICARD then connects to KBC



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title SB820M_PCIE&PCI_(1/5)		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date Tuesday, April 13, 2010	Sheet 20	of 90

SSID = S.B



Pair	Device
0	USB2
1	USB3
2	USB0 (I/O Board)
3	USB1 (I/O Board, 17")
4	WLAN
5	RESERVED
6	RESERVED
7	RESERVED
8	RESERVED
9	RESERVED
10	CARD READER
11	CAMERA
12	BLUETOOTH
13	RESERVED


3 DJ2 AMD UMA (100 w HDMI)

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB820M_USB&GPIO_(2/5)**


Size Custom	Document Number	Rev
	Chelsea DJ2 AMD UMA	X01

Date: Wednesday, April 14, 2010 Sheet 21 of 90



PLACE SATA AC DECOUPLING CAPS CLOSE TO SB820M

Very Close to SB820




SPI ROM in KBC side

GPIO[150:128] are open drain GPIO pins where as GPO160 is an open drain GPO pin. These pins are not programmed to GPIO mode by default.

If use as GPIO, need to pull up to 1.8V_RUN


suggest not use HW monitor



3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: SB820M_SATA-IDE_(3/5)	
Size	Document Number	Rev	
Custom	Chelsea DJ2 AMD UMA	X01	
Date:	Tuesday, April 13, 2010	Sheet	22 of 90

SSID = S.B



3 DJ2 AMD UMA (10 100 w HDMI)

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **SB820M_POWER&GND_(4/5)**

Size	Document Number	Rev
Custom	Chelsea DJ2 AMD UMA	X01


Date: Tuesday, April 13, 2010 Sheet 23 of 90

SSID = S.B


REQUIRED STRAPS



0309



DEBUG STRAPS



REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCLK_FWH (PCI_CLK4)	PCLK_KBC (LPCCLK0)	LPCCLK1	SB_GPO200, SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	DEFAULT CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)	L, H = LPC ROM DEFAULT L, L = FWH ROM

Not Applicable to SB820M
but provision for pull-down is required.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

3 DJ2 AMD UMA (10 100 w HDMI)



(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
CPU (VCC CORE)		
Size	Document Number	Rev
	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 25 of	90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
<i>CPU (VCC_GFXCORE)</i>		
Size	Document Number	Rev
	<i>Chelsea DJ2 AMD UMA</i>	<i>X01</i>
Date: Tuesday, April 13, 2010	Sheet 26	of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
CPU (VSS)		
Size	Document Number	Rev
	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 27	of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 28	of 90


(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
<i>Reserved</i>		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 29	of 90

SSID = AUDIO



3 D12 AMD UMA (10 100 w HDMI)

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec ALC269Q**

Size: Custom Document Number: **Chelsea D12 AMD UMA** Rev: **X01**

Date: Tuesday, April 13, 2010 Sheet: 30 of 90




(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
<i>Reserved</i>		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 31	of 90

SSID = SDIO



Place R3204 and R3205 together

3 DJ2 AMD UMA (10 100 w HDMI)

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Card Reader-RTS5138			
Size	Document Number	Rev	
Custom	Chelsea DJ2 AMD UMA	X01	
Date:	Tuesday, April 13, 2010	Sheet	32 of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)






Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 33 of 90	1

(Blanking)




3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 34	of 90





Pin6 is the AVDDL LDO output, 1uF+0.1uF (C3547 and C3518) close to Pin6; C3522, C3521 close to Pin31, Pin34 respectively.
Pin9 is the AVDDH LDO output, 1uF+0.1uF (C3548 and C3519) close to Pin9; C3520 close to Pin22.
Pin37 is the DVDDL LDO output, 1uF+0.1uF (C3549 and C3523) close to Pin37; C3524 close to Pin24.



If overclocking, de-pop R3514 and C3551

If use LDO mode, pop R3516 and C3550

GIGA LAN use 71.08151.003



3 DJ2 AMD UMA (10 100 w HDMI)

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AR8152/AR8151**

Size: A3 Document Number: **Chelsea DJ2 AMD UMA** Rev: **X01**

Date: Tuesday, April 13, 2010 Sheet 35 of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 36	of 90


(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 38 of 90	1

SSID = Thermal



GND = Internal Oscillator Selected
 +3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$
 T8 shutdown is set 88 deg-C.

3 DJ2 AMD UMA (10 100 w HDMI)

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller EMC2102**

Size	Document Number	Rev
Custom	Chelsea DJ2 AMD UMA	X01

Date: Tuesday, April 13, 2010 Sheet 39 of 90


(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 40 of 90	1


SSID = Reset.Suspend





3 DJ2 AMD UMA (10 100 w HDMI)

DELL		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Power On Logic			
Size A3	Document Number	Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 41	of	90

SSID = Reset.Suspend




Run Power



3 DJ2 AMD UMA (10 100 w HDMI)

SSID = PWR.Support

DCIN CONN






This cap should be used only as last resort for EMI suppression.

3 DJ2 AMD UMA (10 100 w HDMI)

DELL Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: DCIN	
Size: A3	Document Number: Chelsea DJ2 AMD UMA
Date: Tuesday, April 13, 2010	Sheet: 43 of 90
	Rev: X01

Batt Connector



3 DJ2 AMD UMA (10 100 w HDMI)


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BATT CONN**

Size: A3	Document Number: Chelsea DJ2 AMD UMA	Rev: X01
Date: Tuesday, April 13, 2010	Sheet: 44	of: 90


SSID = Charger

Id=-12A
Qg=-25nC
Rdson=10~38mohm



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 5.8UH SIL104R-5R8A-R DCR:24mohm Isat =7Arms Delta / 68.5R850.101
O/P cap: 10U 25V K1206 X5R/ 78.10622.52L
H/S: SI4800BDY/ 23mOhm/30mohm@4.5Vgs/ 84.04800.D37
L/S: SI4800BDY/ 23mOhm/30mohm@4.5Vgs/ 84.04800.D37

Charger current
2A ~4.2A




3 DJ2 AMD UMA (10 100 w HDMI)

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER BQ24745**

Size A3	Document Number	Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 45	of 90	



Design Current = 7.57A
11.89A<OCP<14.053A

Design Current = 7.3A
11.45A<OCP< 16A

Close to VFB Pin (pin5)

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3uH PCMC063T-3R3MN Cynotec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSL20J107M(45) 8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS8884 23mohm/30mOhm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS 12mOhm/15mOhm@4.5Vgs/ 84.06690.E37

RT8205B (74_08205_A73):

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

RT8205B (74_08205_B73):

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

TP5S1125

74_51125_073
RT8205BQGW 74_08205_B73

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit


3 DJ2 AMD UMA (10 100 w HDMI)

DELL **Wistron Corporation**
21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsuehku, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51125_5V/3D3V**
Size: Document Number
Date: Tuesday, April 13, 2010 Sheet 46 of 90

ISL6265HRTZ-T for +VCC_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D
 O/P cap: 330U 2V EEPFX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: VISHAY SI8412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
 L/S: VISHAY SI8412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037




+VDDNB
 Design Current: 2.8A
 Peak current: 4A
 4.4A@CP-5.6A

+VCC_CORE
 Design Current: 36A
 39.6A@CP-54A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.36UH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm
 Isat =60Arms 68.R3610.20C
 O/P cap: 330U 2V EEPFX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
 H/S: SiS406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 84.00406.037
 L/S: SiS402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037


RT9025 for +1.1V_ALW




3 DJ2 AMD UMA (10 100 w HDMI)



SSID = PWR.Plane.Regulator_1p5v0p75v




Design Current = 0.7A




State	S3	S5	VDDR	VTREF	VIT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (H1-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTREF and VIT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UHPMCM104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cynotec/ 68.1R510.10J
 O/P cap: 220U 2V EEFXOD221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
 H/S: PDS8880 9.6mohm/12mOhm@4.5Vgs/ 84.08880.037
 L/S: PDS6676AS 5.9mOhm/7.25mOhm@4.5Vgs/ 84.06676.A37



Design Current = 9.44A
 12.7A < OCP < 14.2A



Close to VFB Pin (pin5)



3 DJ2 AMD UMA (10 100 w HDMI)




Title		
TPS5116RGER +1.5V SUS		
Size	Document Number	Rev
Custom	Chelsea DJ2 AMD UMA	X01
Date:	Tuesday, April 13, 2010	Sheet 49 of 90

SSID = PWR.Plane.Regulator_VDDC

PWM TYPE	PR5001	PR5002
*RT8209E	10 ohm	4.7 ohm
TPS51117	200 ohm	0 ohm

*DEFAULT



Design Current =12.5A
13.8A<OCP <17.5A

$$V_{out} = 0.75V * (R1 + R2) / R2$$

21,37,41,42,49,52 PM_SLP_S3#
37,41,47,51 IMVP_PWRGD


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

3 DJ2 AMD UMA (10 100 w HDMI)

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
	Title RT8209 +1.1V RUN	
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 50 of	90

SSID = PWR.Plane.Regulator_VDDR

RT9025 for +VDDR




VDDR_SEL	+CPU_VDDR
H	1.05V
L	0.9V

3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title RT9025 +VDDR	
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01	
Date: Tuesday, April 13, 2010	Sheet 51	of 90	

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN




3 DJ2 AMD UMA (10 100 w HDMI)

DELL		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
APL5930 +1.8V RUN			
Size	Document Number	Rev	
A3	Chelsea DJ2 AMD UMA	X01	
Date:	Tuesday, April 13, 2010	Sheet	52 of 90

SSID = PWR.Plane.Regulator_2p5v

RT9013-25PB for +2.5V_RUN



3 DJ2 AMD UMA (10 100 w HDMI)




Title VREG : +CPU_VDDR&+2.5V_RUN		
Size Custom	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 53 of	90

SSID = VIDEO


LVDS CONNECTOR

0225








SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



3 DJ2 AMD UMA (10 100 w HDMI)










Title LCD/Inverter Connector		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 54	of 90

SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: CRT Connector	
Size	Document Number	Rev	
Date: Tuesday, April 13, 2010		Sheet 55 of 90	

(Blanking)





3 DJ2 AMD UMA (10 100 w HDMI)








Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 56	of 90

SSID = VIDEO

HDMI CONNECTOR



HDMI CONN




3 DJ2 AMD UMA (10 100 w HDMI)



Title		
HDMI Level Shifter/Connector		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date:	Tuesday, April 13, 2010	Sheet 57 of 90

SSID = Thermal

Fan Connector




3 DJ2 AMD UMA (10 100 w HDMI)




Title		
ITP/Fan Connector		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 58 of 90	

SATA HDD Connector



22.10300.A81

ODD Connector




22.10300.801

3 DJ2 AMD UMA (10 100 w HDMI)




SSID = AUDIO

Speaker Connector




LINE1 OUT




30 AUD_MICVREFOUT_R
 30 AUD_MICVREFOUT_L

MIC IN




Internal Microphone






2009-10-1 Change MDI1+ (XF601.16) to MDI1+ (XF601.15)
 Change MDI1- (XF601.15) to MDI1- (XF601.16)
 Change MDI0+ (XF601.10) to MDI0+ (XF601.9)
 Change MDI0- (XF601.9) to MDI0- (XF601.10)
 Change RJ45-3 (XF601.1) to RJ45-3 (XF601.2)
 Change RJ45-6 (XF601.2) to RJ45-6 (XF601.1)
 Change RJ45-1 (XF601.7) to RJ45-1 (XF601.8)
 Change RJ45-2 (XF601.8) to RJ45-2 (XF601.7)

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

10/100M Lan Transformer



RJ45 Connector




3 DJ2 AMD UMA (10 100 w HDMI)



Title			XFORM/RJ45		
Size	Document Number	Rev			
A3	Chelsea DJ2 AMD UMA	X01			
Date:	Tuesday, April 13, 2010	Sheet	61	of	90


SSID = Flash.ROM

SPI FLASH ROM (16M bits) for KBC



SSID = RBATT

RTC Connector




3 DJ2 AMD UMA (10 100 w HDMI)

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title Flash/RTC		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date Tuesday, April 13, 2010	Sheet 62	of 90

SSID = USB




USB Power





Right USB Power



22.10254.501



22.10218.K71




AFTP6311	1	+5V_USB1
AFTP6304	1	+5V_USB2
AFTP6302	1	USB_P0-
AFTP6301	1	USB_P0+
AFTP6306	1	USB_P1-
AFTP6305	1	USB_P1+
AFTP6313	1	USB_P2+
AFTP6312	1	USB_P2-

3 DJ2 AMD UMA (10 100 w HDMI)




Title		USB	
Size	Document Number	Rev	
	Chelsea DJ2 AMD UMA		X01
Date:	Wednesday, April 14, 2010	Sheet	63 of 90

Mini Card Connector(802.11a/b/g)



20.F1516.052
62.10043.771



3 DJ2 AMD UMA (10 100 w HDMI)



Title			MINICARD	
Size	Document Number	Rev		X01
A3	Chelsea DJ2 AMD UMA			
Date:	Tuesday, April 13, 2010	Sheet	64	of 90


(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)




Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 65 of 90	1



Battery LED



BREATHE PWR LED (Front)



HDD LED



3 DJ2 AMD UMA (10 100 w HDMI)



Title LED/PWRBTN		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 66 of 90	

(Blanking)


3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 67 of	90


SSID = KBC

Internal Keyboard Connector





SSID = Touch.Pad

0302



0304






3 DJ2 AMD UMA (10 100 w HDMI)

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**

Size: A3	Document Number: Chelsea DJ2 AMD UMA	Rev: X01
Date: Tuesday, April 13, 2010	Sheet: 68 of 90	

SSID = User. Interface




3 DJ2 AMD UMA (10 100 w HDMI)

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Hall Sensor**

Size: A3	Document Number: Chelsea DJ2 AMD UMA	Rev: X01
Date: Tuesday, April 13, 2010	Sheet: 69 of 90	





3 DJ2 AMD UMA (10 100 w HDMI)




Title			Reserved		
Size	Document Number				Rev
A3	Chelsea DJ2 AMD UMA				X01
Date:	Tuesday, April 13, 2010	Sheet	70	of	90

SSID = SDIO

SD/XD/MS Card Reader



For reverse card connector 0330



3 DJ2 AMD UMA (10 100 w HDMI)



Title CARD Reader Connector		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 71 of 90	

(Blanking)


3 DJ2 AMD UMA (10 100 w HDMI)



Title		
RESERVED		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date:	Tuesday, April 13, 2010	Sheet 72 of 90

SSID = User.Interface

Bluetooth Module conn.



3 DJ2 AMD UMA (10 100 w HDMI)



Title			Bluetooth		
Size	Document Number	Rev			
A3	Chelsea DJ2 AMD UMA	X01			
Date:	Tuesday, April 13, 2010	Sheet	73	of	90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 74	of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 75 of 90	1

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
<i>IO Board Connector</i>		
Size	Document Number	Rev
A3	<i>Chelsea DJ2 AMD UMA</i>	<i>X01</i>
Date:	Tuesday, April 13, 2010	Sheet 76 of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 77 of 90	1




(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
Reserved		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 78	of 90

EMI Request



3 DJ2 AMD UMA (10 100 w HDMI)



Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01
Date: Tuesday, April 13, 2010	Sheet 79	of 90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		VGA PCIE(1/4)	
Size	Document Number	Rev	
A3	Chelsea DJ2 AMD UMA	X01	
Date: Tuesday, April 13, 2010	Sheet 80	of	90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		VGA LVDS/TV/CRT(2/4)	
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev X01	
Date: Tuesday, April 13, 2010	Sheet 81	of 90	

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
VGA POWER/GND(3/4)		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 82 of	90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
VGA MEMORY/STRAPS(4/4)		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 83 of	90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)



Title		
GPU-VRAM (1/2)		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 84 of	90

(Blanking)


3 DJ2 AMD UMA (10 100 w HDMI)



Title		
GPU-VRAM (2/2)		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 85 of 90	1

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
TPS51117 +VCC GFXCORE		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 86 of	90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
APL5930 +1.1V RUN		
Size	Document Number	Rev
A3	Chelsea DJ2 AMD UMA	X01
Date: Tuesday, April 13, 2010	Sheet 87 of	90

(Blanking)

3 DJ2 AMD UMA (10 100 w HDMI)

DELL **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A3 Document Number **Chelsea DJ2 AMD UMA** Rev **X01**

Date: Tuesday, April 13, 2010 Sheet 88 of 90

