









R52 AMD UMA/Muxless SYSTEM DIAGRAM

Stackup

TOP
GND
IN1
IN2
VCC
BOT









HDT(Hardware Debug Tool) Connector



Thermal Sensor



Serial VID




VFIX MODE VID Override table (VDD)





SVC	SVD	Output Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V



PROJECT : R52
Quanta Computer Inc.


Size	Document Number	Rev
	ONTARIO POWER & DECOUP(1/3)	1A
Date:	Tuesday, July 17, 2012	Sheet 4 of 39





ID4	ID3	ID2	ID1	ID0	CONFIG	31- Level BOM	Item
0	0	0	0	0	UMA		1
0	0	0	0	1			2
0	0	1	0	0			3
0	0	1	1	0			4
0	1	0	1	0			5
0	1	1	1	0			6
1	0	0	1	0			7
1	0	1	1	0			8
0	0	0	0	1	SG / Muxless		9
0	0	1	0	1			10
1	0	0	1	1			11
1	0	1	1	1			12

SIDE_PORT_ID2	SIDE_PORT_ID1	SIDE_PORT_ID0	
0	0	0	Samsung
0	0	1	Hynix
0	1	0	NC
0	1	1	no supprot side port






PROJECT : R52
Quanta Computer Inc.

Size Custom	Document Number Hudson-M3L SATA/HWM/SPI	Rev 1A
Date: Tuesday, July 17, 2012	Sheet 7	of 39




SI, add for
leakage issue



STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT


DEBUG STRAPS



FCH has 15K Internal Pull Up for PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH_PWRGD




[illegible]

Footprint check ok



Place close to DIMMs




Placement between +1.5vsus & GND(SVCC SHAPE)



DE-COUPLING FOR DIMM1




Size	Document Number	Rev
	DDRIII SODIMM1	1
Date:	Tuesday, July 17, 2012	Sheet 10 of 39




M_A_DQ[0..63] 2,10




Footprint check ok



Schematic diagram of the VREF_CA_B pin connection. The pin is connected to a voltage divider network. A 10k resistor (R7087) connects the pin to ground. A 10k resistor (R7088) connects the pin to a +1.5V source. A 10k resistor (R7086) connects the pin to the DDR_VTTREF pin, which is labeled with a value of 2.1036V.




Single CHANNEL drive (Stuff)



R52 DB ADD Place close to APU


Dual CHANNEL drive




EDOM recommend R2003/R2004 NO Stuff
AMD recommend R2005/R2006 Stuff

R2005 & R2006 UMA不上件


ANX3110 Power Up Sequence






GPIO_0 : Define VAR_BL & BL_EN & DIGON H/W or S/W control power up timing
Pull Hi for H/W mode
---chip have defined power up timing
Pull Low for S/W mode -- APU through DPRX port to program it



PCI EXPRESS INTERFACE




100MHz (+/-300ppm) Input Frequency,
0-0.7V single-ended swing








+1.0V_VGA 14.16.39
+1.8V_VGA 14.16.39

	GPIO15	GPIO20	+1.0V_VDD
Seymour	PWRCNTL0	PWRCNTL1	V-CORE
L	0	0	0.9V
M	0	1	1.0V
H/UVDD	1	0	1.1V
TBD	1	1	TBD




If no contact this pin to LVDS need pull low





For Robson & Seymour should be NC

Power Up/Down Sequence



Memory Aperture size

GPI09		GPI013	GPI012	GPI011
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.


CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0
AUD[0]	VSYS	SEE DATABOOK FOR DETAIL	0
RSVD	GENERICC	RESERVED	0


NOTE1: AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.


GPIO21 H2SYNC GENERICC GPIO8 GPIO2



+3V_DELAY 14,16,38



BACO



1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)
2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)



PROJECT : R52
Quanta Computer Inc.

Size Custom	Document Number SEYMOUR-XT_Power_and_NC	Rev 1A
Date: Tuesday, July 17, 2012		Sheet 16 of 39


18	VMA_ODT0	VMA_ODT0
18	VMA_ODT1	VMA_ODT1
18	VMA_RAS0#	VMA_RAS0#
18	VMA_RAS1#	VMA_RAS1#
18	VMA_CAS0#	VMA_CAS0#
18	VMA_CAS1#	VMA_CAS1#
18	VMA_WE0#	VMA_WE0#
18	VMA_WE1#	VMA_WE1#
18	VMA_CS0#	VMA_CS0#
18	VMA_CS1#	VMA_CS1#
18	VMA_CKE0	VMA_CKE0
18	VMA_CKE1	VMA_CKE1
18	VMA_CLK0	VMA_CLK0
18	VMA_CLK0#	VMA_CLK0#
18	VMA_CLK1	VMA_CLK1
18	VMA_CLK1#	VMA_CLK1#
18	VMA_WDQS[7..0]	VMA_WDQS[7..0]
18	VMA_RDQS[7..0]	VMA_RDQS[7..0]
18	VMA_DM[7..0]	VMA_DM[7..0]
18	VMA_DQ[63..0]	VMA_DQ[63..0]
18	VMA_MA[13..0]	VMA_MA[13..0]
18	VMA_BA0	VMA_BA0
18	VMA_BA1	VMA_BA1
18	VMA_BA2	VMA_BA2

support 16bit
VRAM (64M X 16)

VMA_DQ0	K27	DQA_0
VMA_DQ1	J29	DQA_1
VMA_DQ2	H30	DQA_2
VMA_DQ3	H32	DQA_3
VMA_DQ4	G29	DQA_4
VMA_DQ5	F28	DQA_5
VMA_DQ6	F32	DQA_6
VMA_DQ7	F30	DQA_7
VMA_DQ8	C30	DQA_8
VMA_DQ9	F27	DQA_9
VMA_DQ10	A28	DQA_10
VMA_DQ11	C28	DQA_11
VMA_DQ12	E27	DQA_12
VMA_DQ13	D26	DQA_13
VMA_DQ14	D26	DQA_14
VMA_DQ15	F25	DQA_15
VMA_DQ16	A25	DQA_16
VMA_DQ17	C25	DQA_17
VMA_DQ18	E25	DQA_18
VMA_DQ19	D24	DQA_19
VMA_DQ20	E23	DQA_20
VMA_DQ21	E23	DQA_21
VMA_DQ22	D22	DQA_22
VMA_DQ23	F21	DQA_23
VMA_DQ24	E21	DQA_24
VMA_DQ25	D20	DQA_25
VMA_DQ26	F19	DQA_26
VMA_DQ27	A19	DQA_27
VMA_DQ28	D18	DQA_28
VMA_DQ29	F17	DQA_29
VMA_DQ30	A17	DQA_30
VMA_DQ31	C17	DQA_31
VMA_DQ32	E17	DQA_32
VMA_DQ33	D16	DQA_33
VMA_DQ34	F15	DQA_34
VMA_DQ35	A15	DQA_35
VMA_DQ36	D14	DQA_36
VMA_DQ37	F13	DQA_37
VMA_DQ38	A13	DQA_38
VMA_DQ39	C13	DQA_39
VMA_DQ40	E11	DQA_40
VMA_DQ41	A11	DQA_41
VMA_DQ42	C11	DQA_42
VMA_DQ43	E11	DQA_43
VMA_DQ44	A9	DQA_44
VMA_DQ45	C9	DQA_45
VMA_DQ46	E9	DQA_46
VMA_DQ47	D8	DQA_47
VMA_DQ48	E7	DQA_48
VMA_DQ49	A7	DQA_49
VMA_DQ50	C7	DQA_50
VMA_DQ51	F7	DQA_51
VMA_DQ52	A5	DQA_52
VMA_DQ53	E5	DQA_53
VMA_DQ54	C3	DQA_54
VMA_DQ55	E1	DQA_55
VMA_DQ56	G7	DQA_56
VMA_DQ57	G6	DQA_57
VMA_DQ58	G1	DQA_58
VMA_DQ59	G3	DQA_59
VMA_DQ60	J6	DQA_60
VMA_DQ61	J1	DQA_61
VMA_DQ62	J3	DQA_62
VMA_DQ63	J5	DQA_63


MEMORY INTERFACE

MAA_0	K17	VMA_MA0
MAA_1	J20	VMA_MA1
MAA_2	H23	VMA_MA2
MAA_3	G23	VMA_MA3
MAA_4	G24	VMA_MA4
MAA_5	H24	VMA_MA5
MAA_6	J19	VMA_MA6
MAA_7	K19	VMA_MA7
MAA_8	J14	VMA_MA8
MAA_9	K14	VMA_MA9
MAA_10	J11	VMA_MA10
MAA_11	J13	VMA_MA11
MAA_12	H11	VMA_MA12
MAA_13/BA2	G11	VMA_BA2
MAA_14/BA0	J16	VMA_BA0
MAA_15/BA1	L15	VMA_BA1
DQMA_0	E32	VMA_DM0
DQMA_1	E30	VMA_DM1
DQMA_2	A21	VMA_DM2
DQMA_3	C21	VMA_DM3
DQMA_4	E13	VMA_DM4
DQMA_5	D12	VMA_DM5
DQMA_6	E3	VMA_DM6
DQMA_7	F4	VMA_DM7
RDQSA_0	H28	VMA_RDQS0
RDQSA_1	C27	VMA_RDQS1
RDQSA_2	A23	VMA_RDQS2
RDQSA_3	E19	VMA_RDQS3
RDQSA_4	E15	VMA_RDQS4
RDQSA_5	D10	VMA_RDQS5
RDQSA_6	D6	VMA_RDQS6
RDQSA_7	G5	VMA_RDQS7
WDQSA_0	H27	VMA_WDQS0
WDQSA_1	A27	VMA_WDQS1
WDQSA_2	C23	VMA_WDQS2
WDQSA_3	C19	VMA_WDQS3
WDQSA_4	C15	VMA_WDQS4
WDQSA_5	E9	VMA_WDQS5
WDQSA_6	C5	VMA_WDQS6
WDQSA_7	H4	VMA_WDQS7
ODTA0	L18	VMA_ODT0
ODTA1	K16	VMA_ODT1
CLKA0	H26	VMA_CLK0
CLKA0B	H25	VMA_CLK0#
CLKA1	G9	VMA_CLK1
CLKA1B	H9	VMA_CLK1#
RASA0B	G22	VMA_RAS0#
RASA1B	G17	VMA_RAS1#
CASA0B	G19	VMA_CAS0#
CASA1B	G16	VMA_CAS1#
CSA0B_0	H22	VMA_CS#
CSA0B_1	J22	VMA_CS#
CSA1B_0	G13	VMA_CS#
CSA1B_1	K13	VMA_CS#
CKEA0	K20	VMA_CKE0
CKEA1	J17	VMA_CKE1
WEA0B	G25	VMA_WE0#
WEA1B	H10	VMA_WE1#
PX_EN	AB16	PX_EN
RSVD#2	G14	VMA_MA13
RSVD#3	G20	VMA_MA13




Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.





1G DDR3







QCI PN	
SAM 2G	AKD5MGWT500
HYU 2G	AKD5MGWTW00
SAMSUNG	AKD5EGGT500
HYNIX	AKD5LZWTW02






PROJECT : R52
Quanta Computer Inc.

Size Custom	Document Number SEYMOUR-XT VRAM(DDR3 BGA96)	Rev 1A
Date: Tuesday, July 17, 2012	Sheet 18 of 39	



LID Switch



EMI & RF






Coupling CAP.





6,26,29,30,31 +3VPCU
3,4,5,7,8,9,10,11,12,13,16,20,21,22,23,24,25,26,27,28,29,34,37,38,39 +3V
30,37,39 +12VALW
30,31,32,33,34,36,37,38,39 +VIN







CRT PORT



HOLE





HDMI PORT





6 CARD_PCIE_RST#  CARD_PCIE_RST#

5 PCIE_CARD_CLKREQ#  PCIE_CARD_CLKREQ# R535 *0.4/S CLK_PCIE_REQ2# R



SD / MMC CARD READER





3,4,5,7,8,9,10,11,12,13,16,19,20,21,22,24,25,26,27,28,29,34,37,38,39 +3V
16,20,21,22,26,27,28,37 +5V

Close to CODEC

Close to CODEC

>40mils trace

Close to CODEC

Close to CODEC

Vset=1.242V

HDA Bus

TO Digital MIC

Close to CODEC

Analog

Digital

TO Internal Speakers

TO Headphone jack

TO Audio Jack MIC

SI, EMI reserve for debug

Check SB side and vendor reply it should reserve only

EMI Request

INT. SPEAKER

SI, reserve for EMI debug



PROJECT : R52
Quanta Computer Inc.




Size Custom	Document Number Aزالia 92HD80	Rev 1A
Date: Tuesday, July 17, 2012	Sheet 23 of 39	




NB5/RD2

Size Custom	Document Number USB/BT/Audio Jack	Rev 1A
Date: Tuesday, July 17, 2012		Sheet 24 of 39


POWER BOTTON CONNECT






KEYBOARD PULL-UP




TOUCH PAD Con.




```
change to +3VSUS
close conn
```




CPU FAN








SATA HDD CONNECTOR




SATA ODD CONNECTOR SATA ODD




Mini PCI-E Card 1 WLAN


Accelerometer Sensor



PROJECT : R52
Quanta Computer Inc.


Size Custom	Document Number MINI PCIE & G-sensor	Rev 1A
Date: Tuesday, July 17, 2012		Sheet 28 of 39









+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A


+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A



















VGA Core



+VGACORE +/- 5%
Countinue current:10.5A
Peak current:11.5A
OCP minimum 16A

Symour - LP	PWRCNTL0 (GPIO15)	PWRCNTL1 (GPIO20)	V - CORE
L	0	0	0.9V
M	0	1	1.0V
H	1	0	1.1V
TBD	1	1	NA

