

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	1.00	060311	36	Flash ROM/XBUS	1.00	060311
02	Block Diagram	1.00	060311	37	Mini-PCIE Card	1.00	060311
03	Yonah(HOST BUS) 1/2	1.00	060311	38	FAN/HW THERMAL PROTECT	1.00	060311
04	Yonah(HOST BUS) 2/3	1.00	060311	39	EXPRESS/CAM/OIDE	1.00	060311
05	Yonah(Power/Gnd) 3/3	1.00	060311	40	AUDIO(CODEC & POWER)	1.00	060311
06	CALISTOGA (HOST) 1/7	1.00	060311	41	AUDIO(AMP & HP & SPK)	1.00	060311
07	CALISTOG (DMI) 2/7	1.00	060311	42	AUDIO(EXTMIC&LINE IN)	1.00	060311
08	CALIST (GRAPHIC) 3/7	1.00	060311	43	AUDIO (MUTE & INTMIC)	1.00	060311
09	CALISTOGA (DDR2) 4/7	1.00	060311	44	AUDIO(EQ)	1.00	060311
10	CALIST (POWER,VCC) 5/7	1.00	060311	45	AEC	1.00	060311
11	CALIST (VCC CORE) 6/7	1.00	060311	46	PCI (PCI BUS) / TV-Tuner	1.00	060311
12	CALIST (VSS) 7/7	1.00	060311	47	PCI (ILINK)	1.00	060311
13	DDR2(SO-DIMM 0) 1/3	1.00	060311	48	PCI (MS-DUO/MDC)	1.00	060311
14	DDR2(SO-DIMM 1) 2/3	1.00	060311	49	PCI (PCMCIA)	1.00	060311
15	DDR2(Termination) 3/3	1.00	060311	50	USB2.0	1.00	060311
16	VGA(PCI-E/STRAP) 1/8	1.00	060311	51	LAN (1/2)	1.00	060311
17	VGA(PCI-E/STRAP) 2/8	1.00	060311	52	LAN (2/2)	1.00	060311
18	VGA(GDDR) 3/8	1.00	060311	53	Power Design Diagram	1.00	060311
19	VGA(POWER) 4/8	1.00	060311	54	Charger (MAX1999)	1.00	060311
20	VGA(POWER) 5/8	1.00	060311	55	DCIN&BATTIN	1.00	060311
21	VGA(POWER) 6/8	1.00	060311	56	SYSPWR(+1.5VALW/+5VALW)	1.00	060311
22	VGA(MULTIUSE) 7/8	1.00	060311	57	SYSPWR(+1.5VRUN/+1.05VRUN)	1.00	060311
23	VGA(LVDS/VDAC) 8/8	1.00	060311	58	DDR2PWR(+1.8V BUS/+0.9VRUN)	1.00	060311
24	VRAM(GDDR) 1/4	1.00	060311	59	VHCORE(MAX8771)	1.00	060311
25	VRAM(GDDR) 2/4	1.00	060311	60	Others power plan	1.00	060311
26	VRAM(POWERBYPASS) 3/4	1.00	060311	61	OVP protection	1.00	060311
27	VRAM(POWERBYPASS) 4/4	1.00	060311	62	VGA POWER(VGACORE&IO)	1.00	060311
28	LVDS	1.00	060311	63	CLOCK GEN	1.00	060311
29	ICH7-M(PCI/USB) 1/5	1.00	060311	64	HOLE/DB CONNS	1.00	060311
30	ICH7-M(LPC, IDE, SATA) 2/5	1.00	060311	65	CRT	1.00	060311
31	ICH7-M(GPIO) 3/5	1.00	060311	66	History (EVT)	1.00	060311
32	ICH7-M(POWER) 4/5	1.00	060311	67	History (DVT/PVT/MP)	1.00	060311
33	ICH7-M(GND) 5/5	1.00	060311				
34	SATA HDD/CD-ROM	1.00	060311				
35	EC+KBC	1.00	060311				

Value	MS50/GM	MS50/PM	MS30/GM	MS30/PM
MS30_			V	V
MS50_	V	V		
CA_	V		V	
NV_		V		V
NC_	V	V	V	V

CONFIDENTIAL

Project Code & Schematics Subject: MS30 Main Board


PCB P/N: 1P-0063100-6011

P. Leader	CONFIDENTIAL	Checked by	Designed by
FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division			
Title Index Page			
Size	Document Number	Rev	
Custom	MS30-1-01	1.00	
Date	Monday, April 03, 2006	Sheet	1 of 87

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	1.00	060311	36	Flash ROM/XBUS	1.00	060311
02	Block Diagram	1.00	060311	37	Mini-PCIE Card	1.00	060311
03	Yonah(HOST BUS) 1/2	1.00	060311	38	FAN/HW THERMAL PROTECT	1.00	060311
04	Yonah(HOST BUS) 2/3	1.00	060311	39	EXPRESS/CAM/OIDE	1.00	060311
05	Yonah(Power/Gnd) 3/3	1.00	060311	40	AUDIO(CODEC & POWER)	1.00	060311
06	CALISTOGA (HOST) 1/7	1.00	060311	41	AUDIO(AMP & HP & SPK)	1.00	060311
07	CALISTOG (DMI) 2/7	1.00	060311	42	AUDIO(EXTMIC&LINE IN)	1.00	060311
08	CALIST (GRAPHIC) 3/7	1.00	060311	43	AUDIO (MUTE & INPMIC)	1.00	060311
09	CALISTOGA (DDRII) 4/7	1.00	060311	44	AUDIO(EQ)	1.00	060311
10	CALIST (POWER,VCC) 5/7	1.00	060311	45	AEC	1.00	060311
11	CALIST (VCC CORE) 6/7	1.00	060311	46	PCI (PCI BUS) / TV-Tuner	1.00	060311
12	CALIST (VSS) 7/7	1.00	060311	47	PCI (ILINK)	1.00	060311
13	DDRII(SO-DIMM_0) 1/3	1.00	060311	48	PCI (MS-DUO/MDC)	1.00	060311
14	DDRII(SO-DIMM_1) 2/3	1.00	060311	49	PCI (PCMCIA)	1.00	060311
15	DDRII(Termination) 3/3	1.00	060311	50	USB2.0	1.00	060311
16	VGA(PCI-E/STRAP) 1/8	1.00	060311	51	LAN (1/2)	1.00	060311
17	VGA(PCI-E/STRAP) 2/8	1.00	060311	52	LAN (2/2)	1.00	060311
18	VGA(GDDR) 3/8	1.00	060311	53	Power Design Diagram	1.00	060311
19	VGA(POWER) 4/8	1.00	060311	54	Charger (MAX1909)	1.00	060311
20	VGA(POWER) 5/8	1.00	060311	55	DCIN&BATTIN	1.00	060311
21	VGA(POWER) 6/8	1.00	060311	56	SYSPWR(+3VALW/+5VALW)	1.00	060311
22	VGA(MULTIUSE) 7/8	1.00	060311	57	SYSPWR(+1_5VRUN/+1_05VRUN)	1.00	060311
23	VGA(LVDS/VDAC) 8/8	1.00	060311	58	DDR2PWR(+1_8V_SUS/+0_9VRUN)	1.00	060311
24	VRAM(GDDR) 1/4	1.00	060311	59	VHCORE(MAX8771)	1.00	060311
25	VRAM(GDDR) 2/4	1.00	060311	60	Others power plan	1.00	060311
26	VRAM(POWERBYPASS) 3/4	1.00	060311	61	OVP protection	1.00	060311
27	VRAM(POWERBYPASS) 4/4	1.00	060311	62	VGA POWER(VGACORE&IO)	1.00	060311
28	LVDS	1.00	060311	63	CLOCK GEN	1.00	060311
29	ICH7-M(PCI/USB) 1/5	1.00	060311	64	HOLE/DB CONNS	1.00	060311
30	ICH7-M(LPC,IDE,SATA)2/5	1.00	060311	65	CRT	1.00	060311
31	ICH7-M(GPIO) 3/5	1.00	060311	66	History (EVT)	1.00	060311
32	ICH7-M(POWER) 4/5	1.00	060311	67	History (DVT/PVT/MP)	1.00	060311
33	ICH7-M(GND) 5/5	1.00	060311				
34	SATA HDD/CD-ROM	1.00	060311				
35	EC+KBC	1.00	060311				

Value	MS50/GM	MS50/PM	MS30/GM	MS30/PM
MS30_			V	V
MS50_	V	V		
CA_	V		V	
NV_		V		V
NC_	V	V	V	V




P. Leader	Check by	Design by
RELEASE 發行		

Project Code & Schematics Subject: MS30 Main Board

PCB P/N: 1P-0063100-6011

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title Index Page		
Size Custom	Document Number MS30-1-01	Rev 1.00
Date: Monday, April 03, 2006	Sheet 1	of 67

MBX-152(CALISTOGA PM/GM+Gfx Block Diagram



- MS30
- MS50
- COMMON
- MODULE

SYSTEM DC/DC MAX8734A P.56	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	+1_5VRUN +1_05VRUN
SC486	
DCBATOUT	+1_8VSUS +0_9VRUN

CPU DC/DC MAX8771 P.59	
INPUTS	OUTPUTS
DCBATOUT	VHORE

AMP DC/DC MAX668 P.60	
INPUTS	OUTPUTS
+5VALW	+12VRUN

SYSTEM DC/DC SCI470/GMT966 (external VGA Core) P.63	
INPUTS	OUTPUTS
DCBATOUT +1_5VRUN	PEX_VDD NV_VDD

MAXIM CHARGER MAX1909 P.54	
INPUTS	OUTPUTS
AD+	BT+
	DCBATOUT

CONFIDENTIAL
發行

Layout note:
no stub on
H_STPCLK#

A#[32-39], APM#[0-1]:
Leave escape routing
on for future
functionality

ICH7M's GPIO12: VIL----> -0.5V ~ 0.8V
VIH----> 2.0V ~ 3.3+0.5V
YONAH's PROCHOT#: VIL----> -0.1V ~ 0.3*VCCP
VIH----> 0.7*VCCP ~ VCCP+0.1

If PROCHOT# is routed between
CPU, IMVP and MCH, pull-up
resistor has to be 75 ohm +-5%






DVT (change to 2N7002)


FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **Yonah (HOST BUS) 1/3**

Size A3 Document Number **MS30-1-01** Rev 1.00

Date: Friday, March 31, 2006 Sheet 3 of 67





Place close to CPU
 Layout Note:
 Zo=55 ohm, 0.5"
 max for GTLREF.


FSB Frequency Table:

BSEL[2:0]	Freq.(MHz)
LLL	Reserve
L LH	133
L LL	Reserve
L HH	166

Layout Note:
 Comp0,2 connect with Zo=27.4 ohm, make trace length shorter then 0.5".
 Comp1,3 connect with Zo=55 ohm, make trace length shorter then 0.5".

IMVP6 (max8771)
 cpu PSI# <-> max8771 PSI#
 max8771: VIHmin=0.67V
 VILmax=0.33V
 (ref. max8771 datasheet)





4 H_D#[63..0] H_D#[63..0]

U6A

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G2	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T40	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U8	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y8	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB6	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63

H_XRCOMP E1
H_XSCOMP E2
H_XSWING E4


H_YRCOMP Y1
H_YSCOMP U1
H_YSWING W1

AG2
AG1

63 CLK_MCH_BCLK#
63 CLK_MCH_BCLK#


U6A

HOST



GM QG88CGM 12-0G88CGM-0000
PM QG88CPM 12-0G88CPM-0000
GM QG82945GM-A3 12-0G82945-A300 for MP













CRB rev:1.301 update



GM_INV_EN R539 1 100K J 2 0402

+1.5VRUN_PCIE



13 M_A_DQ[63..0]

M A DQ0	AJ35	SA_DQ0
M A DQ1	AJ34	SA_DQ1
M A DQ2	AM31	SA_DQ2
M A DQ3	AM33	SA_DQ3
M A DQ4	AJ36	SA_DQ4
M A DQ5	AK35	SA_DQ5
M A DQ6	AJ32	SA_DQ6
M A DQ7	AK31	SA_DQ7
M A DQ8	AN35	SA_DQ8
M A DQ9	AP33	SA_DQ9
M A DQ10	AR31	SA_DQ10
M A DQ11	AP31	SA_DQ11
M A DQ12	AN38	SA_DQ12
M A DQ13	AN34	SA_DQ13
M A DQ14	AN33	SA_DQ14
M A DQ15	AK26	SA_DQ15
M A DQ16	AL27	SA_DQ16
M A DQ17	AL28	SA_DQ17
M A DQ18	AM26	SA_DQ18
M A DQ19	AN24	SA_DQ19
M A DQ20	AK28	SA_DQ20
M A DQ21	AL28	SA_DQ21
M A DQ22	AM24	SA_DQ22
M A DQ23	AP26	SA_DQ23
M A DQ24	AP23	SA_DQ24
M A DQ25	AL22	SA_DQ25
M A DQ26	AP21	SA_DQ26
M A DQ27	AV20	SA_DQ27
M A DQ28	AL23	SA_DQ28
M A DQ29	AP24	SA_DQ29
M A DQ30	AP20	SA_DQ30
M A DQ31	AT21	SA_DQ31
M A DQ32	AR12	SA_DQ32
M A DQ33	AR14	SA_DQ33
M A DQ34	AP13	SA_DQ34
M A DQ35	AP12	SA_DQ35
M A DQ36	AT13	SA_DQ36
M A DQ37	AT12	SA_DQ37
M A DQ38	AL14	SA_DQ38
M A DQ39	AL12	SA_DQ39
M A DQ40	AK9	SA_DQ40
M A DQ41	AN7	SA_DQ41
M A DQ42	AK8	SA_DQ42
M A DQ43	AK7	SA_DQ43
M A DQ44	AP9	SA_DQ44
M A DQ45	AN9	SA_DQ45
M A DQ46	AT5	SA_DQ46
M A DQ47	AL5	SA_DQ47
M A DQ48	AY2	SA_DQ48
M A DQ49	AW2	SA_DQ49
M A DQ50	AP1	SA_DQ50
M A DQ51	AN2	SA_DQ51
M A DQ52	AV2	SA_DQ52
M A DQ53	AT3	SA_DQ53
M A DQ54	AN1	SA_DQ54
M A DQ55	AL2	SA_DQ55
M A DQ56	AG7	SA_DQ56
M A DQ57	AF9	SA_DQ57
M A DQ58	AG4	SA_DQ58
M A DQ59	AF6	SA_DQ59
M A DQ60	AG9	SA_DQ60
M A DQ61	AH6	SA_DQ61
M A DQ62	AF4	SA_DQ62
M A DQ63	AF8	SA_DQ63

CALISTOGA

DDR SYSTEM MEMORY A

SA_BS_0	AU12
SA_BS_1	AV14
SA_BS_2	BA20
SA_CAS#	AY13
SA_DM_0	AJ33 M A DM0
SA_DM_1	AM35 M A DM1
SA_DM_2	AL26 M A DM2
SA_DM_3	AM22 M A DM3
SA_DM_4	AM14 M A DM4
SA_DM_5	AL9 M A DM5
SA_DM_6	AR3 M A DM6
SA_DM_7	AH4 M A DM7
SA_DQS_0	AK33 M A DQS0
SA_DQS_1	AT33 M A DQS1
SA_DQS_2	AN28 M A DQS2
SA_DQS_3	AM22 M A DQS3
SA_DQS_4	AN12 M A DQS4
SA_DQS_5	AN8 M A DQS5
SA_DQS_6	AP3 M A DQS6
SA_DQS_7	AK32 M A DQS#0
SA_DQS#_0	AU33 M A DQS#1
SA_DQS#_1	AN27 M A DQS#2
SA_DQS#_2	AM21 M A DQS#3
SA_DQS#_3	AM12 M A DQS#4
SA_DQS#_4	AL9 M A DQS#5
SA_DQS#_5	AN3 M A DQS#6
SA_DQS#_6	AH5 M A DQS#7
SA_DQS#_7	AY16 M A A0
SA_MA_0	AU14 M A A1
SA_MA_1	AW15 M A A2
SA_MA_2	BA16 M A A3
SA_MA_3	BA17 M A A4
SA_MA_4	AU16 M A A5
SA_MA_5	AV17 M A A6
SA_MA_6	AU17 M A A7
SA_MA_7	AW17 M A A8
SA_MA_8	AT16 M A A9
SA_MA_9	AU13 M A A10
SA_MA_10	AT17 M A A11
SA_MA_11	AV20 M A A12
SA_MA_12	AV12 M A A13
SA_MA_13	AW14
SA_RAS#	AK23 TP MA RCVENIN#
SA_RCVENIN#	AK24 TP MA RCVENOUT#
SA_WE#	AY14

M_A_BS0 13,15
M_A_BS1 13,15
M_A_BS2 13,15
M_A_CAS# 13,15
M_A_DM[7..0] 13
M_A_DQS[7..0] 13
M_A_DQS#7[7..0] 13
M_A_A[13..0] 13,15
M_A_RAS# 13,15
M_A_WE# 13,15

30MIL TP226
30MIL TP225

14 M_B_DQ[63..0]

M B DQ0	AK39	SB_DQ0
M B DQ1	AJ37	SB_DQ1
M B DQ2	AP33	SB_DQ2
M B DQ3	AR41	SB_DQ3
M B DQ4	AJ38	SB_DQ4
M B DQ5	AK38	SB_DQ5
M B DQ6	AN41	SB_DQ6
M B DQ7	AT40	SB_DQ7
M B DQ8	AR41	SB_DQ8
M B DQ9	AV41	SB_DQ9
M B DQ10	AU38	SB_DQ10
M B DQ11	AV38	SB_DQ11
M B DQ12	AP38	SB_DQ12
M B DQ13	AR40	SB_DQ13
M B DQ14	AV38	SB_DQ14
M B DQ15	AV38	SB_DQ15
M B DQ16	BA38	SB_DQ16
M B DQ17	AV36	SB_DQ17
M B DQ18	AR36	SB_DQ18
M B DQ19	AP36	SB_DQ19
M B DQ20	BA36	SB_DQ20
M B DQ21	AU38	SB_DQ21
M B DQ22	AP35	SB_DQ22
M B DQ23	AP34	SB_DQ23
M B DQ24	AY33	SB_DQ24
M B DQ25	BA33	SB_DQ25
M B DQ26	AT31	SB_DQ26
M B DQ27	AU29	SB_DQ27
M B DQ28	AU31	SB_DQ28
M B DQ29	AW31	SB_DQ29
M B DQ30	AV29	SB_DQ30
M B DQ31	AW29	SB_DQ31
M B DQ32	AM19	SB_DQ32
M B DQ33	AL19	SB_DQ33
M B DQ34	AP14	SB_DQ34
M B DQ35	AN14	SB_DQ35
M B DQ36	AN17	SB_DQ36
M B DQ37	AM16	SB_DQ37
M B DQ38	AP15	SB_DQ38
M B DQ39	AL15	SB_DQ39
M B DQ40	AJ11	SB_DQ40
M B DQ41	AH10	SB_DQ41
M B DQ42	AJ9	SB_DQ42
M B DQ43	AN10	SB_DQ43
M B DQ44	AK13	SB_DQ44
M B DQ45	AH11	SB_DQ45
M B DQ46	AK10	SB_DQ46
M B DQ47	AJ8	SB_DQ47
M B DQ48	BA10	SB_DQ48
M B DQ49	AW10	SB_DQ49
M B DQ50	BA4	SB_DQ50
M B DQ51	AW4	SB_DQ51
M B DQ52	AY10	SB_DQ52
M B DQ53	AY9	SB_DQ53
M B DQ54	AW5	SB_DQ54
M B DQ55	AY5	SB_DQ55
M B DQ56	AV4	SB_DQ56
M B DQ57	AR5	SB_DQ57
M B DQ58	AK4	SB_DQ58
M B DQ59	AK3	SB_DQ59
M B DQ60	AT4	SB_DQ60
M B DQ61	AK5	SB_DQ61
M B DQ62	AJ5	SB_DQ62
M B DQ63	AJ3	SB_DQ63

CALISTOGA


DDR SYSTEM MEMORY B

SB_BS_0	AT24
SB_BS_1	AV23
SB_BS_2	AY28
SB_CAS#	AR24
SB_DM_0	AK36 M B DM0
SB_DM_1	AR38 M B DM1
SB_DM_2	AT36 M B DM2
SB_DM_3	BA31 M B DM3
SB_DM_4	AL17 M B DM4
SB_DM_5	AH8 M B DM5
SB_DM_6	BA5 M B DM6
SB_DM_7	AN4 M B DM7
SB_DQS_0	AM39 M B DQS0
SB_DQS_1	AT39 M B DQS1
SB_DQS_2	AU35 M B DQS2
SB_DQS_3	AR29 M B DQS3
SB_DQS_4	AR16 M B DQS4
SB_DQS_5	AR10 M B DQS5
SB_DQS_6	AR7 M B DQS6
SB_DQS_7	AN5 M B DQS7
SB_DQS#_0	AM40 M B DQS#0
SB_DQS#_1	AU39 M B DQS#1
SB_DQS#_2	AT35 M B DQS#2
SB_DQS#_3	AP29 M B DQS#3
SB_DQS#_4	AP16 M B DQS#4
SB_DQS#_5	AT10 M B DQS#5
SB_DQS#_6	AT7 M B DQS#6
SB_DQS#_7	AP5 M B DQS#7
SB_MA_0	AY23 M B A0
SB_MA_1	AW24 M B A1
SB_MA_2	AY24 M B A2
SB_MA_3	AR28 M B A3
SB_MA_4	AT27 M B A4
SB_MA_5	AU27 M B A5
SB_MA_6	AU27 M B A6
SB_MA_7	AV28 M B A7
SB_MA_8	AV27 M B A8
SB_MA_9	AW27 M B A9
SB_MA_10	AV24 M B A10
SB_MA_11	BA27 M B A11
SB_MA_12	AY27 M B A12
SB_MA_13	AR23 M B A13
SB_RAS#	AU23
SB_RCVENIN#	AK16 TP MB RCVENIN#
SB_RCVENOUT#	AK18 TP MB RCVENOUT#
SB_WE#	AR27

M_B_BS0 14,15
M_B_BS1 14,15
M_B_BS2 14,15
M_B_CAS# 14,15
M_B_DM[7..0] 14
M_B_DQS[7..0] 14
M_B_DQS#7[7..0] 14
M_B_A[13..0] 14,15
M_B_RAS# 14,15
M_B_WE# 14,15

30MIL TP224
30MIL TP225






Caps used in +1.5VSUS_PCIE should be on top layer


NOTE:
0.1uF caps in 1.5SxPLL need to be located as edge caps within 200mils

POWER



GMCH TV-OUT Disable

DVT (delete R544, R536, R65, R535, R79, R543)





AA33	VCC_0
W33	VCC_1
P33	VCC_2
N33	VCC_3
L33	VCC_4
J33	VCC_5
AA32	VCC_6
Y32	VCC_7
W32	VCC_8
V32	VCC_9
P32	VCC_10
N32	VCC_11
M32	VCC_12
L32	VCC_13
J32	VCC_14
AA31	VCC_15
W31	VCC_16
V31	VCC_17
T31	VCC_18
R31	VCC_19
P31	VCC_20
N31	VCC_21
M31	VCC_22
AA30	VCC_23
Y30	VCC_24
W30	VCC_25
V30	VCC_26
U30	VCC_27
T30	VCC_28
R30	VCC_29
P30	VCC_30
N30	VCC_31
M30	VCC_32
L30	VCC_33
AA29	VCC_34
Y29	VCC_35
W29	VCC_36
V29	VCC_37
U29	VCC_38
T29	VCC_39
R29	VCC_40
P29	VCC_41
M29	VCC_42
L29	VCC_43
AA28	VCC_44
Y28	VCC_45
W28	VCC_46
V28	VCC_47
U28	VCC_48
T28	VCC_49
R28	VCC_50
P28	VCC_51
N28	VCC_52
M28	VCC_53
L28	VCC_54
AA27	VCC_55
Y27	VCC_56
W27	VCC_57
V27	VCC_58
U27	VCC_59
T27	VCC_60
R27	VCC_61
P27	VCC_62
N27	VCC_63
M27	VCC_64
L27	VCC_65
AA26	VCC_66
Y26	VCC_67
W26	VCC_68
V26	VCC_69
U26	VCC_70
T26	VCC_71
R26	VCC_72
P26	VCC_73
N26	VCC_74
M26	VCC_75
L26	VCC_76
AA25	VCC_77
Y25	VCC_78
W25	VCC_79
V25	VCC_80
U25	VCC_81
T25	VCC_82
R25	VCC_83
P25	VCC_84
N25	VCC_85
M25	VCC_86
L25	VCC_87
AA24	VCC_88
Y24	VCC_89
W24	VCC_90
V24	VCC_91
U24	VCC_92
T24	VCC_93
R24	VCC_94
P24	VCC_95
N24	VCC_96
M24	VCC_97
L24	VCC_98
AA23	VCC_99
Y23	VCC_100
W23	VCC_101
V23	VCC_102
U23	VCC_103
T23	VCC_104
R23	VCC_105
P23	VCC_106
N23	VCC_107
M23	VCC_108
L23	VCC_109
AA22	VCC_110
Y22	VCC_111



NCTF

CALISTOGA

AE27	VSS_NCTF0
AE26	VSS_NCTF1
AE25	VSS_NCTF2
AE24	VSS_NCTF3
AE23	VSS_NCTF4
AE22	VSS_NCTF5
AE21	VSS_NCTF6
AE20	VSS_NCTF7
AE19	VSS_NCTF8
AE18	VSS_NCTF9
AC17	VSS_NCTF10
Y17	VSS_NCTF11
U17	VSS_NCTF12
AG27	VCCAUX_NCTF0
AG26	VCCAUX_NCTF1
AG25	VCCAUX_NCTF2
AG24	VCCAUX_NCTF3
AG23	VCCAUX_NCTF4
AG22	VCCAUX_NCTF5
AG21	VCCAUX_NCTF6
AG20	VCCAUX_NCTF7
AG19	VCCAUX_NCTF8
AG18	VCCAUX_NCTF9
AG17	VCCAUX_NCTF10
AG16	VCCAUX_NCTF11
AG15	VCCAUX_NCTF12
AG14	VCCAUX_NCTF13
AG13	VCCAUX_NCTF14
AG12	VCCAUX_NCTF15
AG11	VCCAUX_NCTF16
AG10	VCCAUX_NCTF17
AG09	VCCAUX_NCTF18
AG08	VCCAUX_NCTF19
AG07	VCCAUX_NCTF20
AG06	VCCAUX_NCTF21
AG05	VCCAUX_NCTF22
AG04	VCCAUX_NCTF23
AG03	VCCAUX_NCTF24
AG02	VCCAUX_NCTF25
AG01	VCCAUX_NCTF26
AG00	VCCAUX_NCTF27
AG00	VCCAUX_NCTF28
AG00	VCCAUX_NCTF29
AG00	VCCAUX_NCTF30
AG00	VCCAUX_NCTF31
AG00	VCCAUX_NCTF32
AG00	VCCAUX_NCTF33
AG00	VCCAUX_NCTF34
AG00	VCCAUX_NCTF35
AG00	VCCAUX_NCTF36
AG00	VCCAUX_NCTF37
AG00	VCCAUX_NCTF38
AG00	VCCAUX_NCTF39
AG00	VCCAUX_NCTF40
AG00	VCCAUX_NCTF41
AG00	VCCAUX_NCTF42
AG00	VCCAUX_NCTF43
AG00	VCCAUX_NCTF44
AG00	VCCAUX_NCTF45
AG00	VCCAUX_NCTF46
AG00	VCCAUX_NCTF47
AG00	VCCAUX_NCTF48
AG00	VCCAUX_NCTF49
AG00	VCCAUX_NCTF50
AG00	VCCAUX_NCTF51



FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **CALISTOGA(VCC CORE) 6 of 7**

Size	Document Number	Rev
Custom	MS30-1-01	1.00
Date:	Friday, March 31, 2006	Sheet 11 of 67

7 MCH_CFG_5 ← 1 ● 30MIL TP193

MCH_CFG_5
Low = DMIX2
High = DMIX4

7 MCH_CFG_6 ← 1 ● 30MIL TP180

MCH_CFG_6
Low = Moby Dick
High = Calistoga
DDR2 select (default high)

7 MCH_CFG_7 ← 1 ● 30MIL TP15

MCH_CFG_7 (CPU Strap)
Low = RSVD
High = Mobile Yonah processor

7 MCH_CFG_9 ← 1 ● 30MIL TP250

MCH_CFG_9 (PCIe Graphics Lane)
Low = Reverse Lane operation
High = Normal operation

For layout convenience

7 MCH_CFG_10 ← 1 ● 30MIL TP192

MCH_CFG_10 (HOST PLL VCC SELECT)
Low = RESERVED
High = MOBILITY

7 MCH_CFG_11 ← 1 ● 30MIL TP185

MCH_CFG_11 (PSB 4x CLK ENABLE)
Low = Reserved
High = Calistoga



Layout Noe:
Location of all MCH_CFG strap resistors needs to be close to trace to minimize stub

7 MCH_CFG_12 ← 1 ● 30MIL TP185

7 MCH_CFG_13 ← 1 ● 30MIL TP205

MCH_CFG [13:12] (XOR/ALLZ)
00=Partial Clock Gating Disable
01=XOR Mode Enable
10=All-Z Mode Enable
11=Normal Operation(Default)

7 MCH_CFG_16 ← 1 ● 30MIL TP178

MCH_CFG_16 (FSB Dynamic ODT)
Low = Dynamic ODT Disabled
High = Dynamic ODT Enable

MCH_CFG_18
Low = 1.05V(default)
High = 1.5V
(VCC_CORE Select)

7 MCH_CFG_18 ← 1 ● 30MIL TP248

DVT (delete R508, add TP)

MCH_CFG_19
Low = Normal(default)
High = LANES REVERSED
(DMI LANE REVERSAL)

7 MCH_CFG_19 ← 1 ● 30MIL TP249

DVT (delete R541, add TP)

MCH_CFG_20
Low = Only SDVO or PCIe x1 is operational (defaults)
High = SDVO and PCIe x1 are operating simultaneously via the PEG port
(PCIe Backward Interoperability mode)


7 MCH_CFG_20 ← 1 ● 30MIL TP204

Check CALISTOGA version , after A2 version , if systec can't boot up then NC the pull low R



U6I		AK34	
AC41	VSS_0	VSS_97	AK34
AA41	VSS_1	VSS_98	AG34
WA1	VSS_2	VSS_99	AF34
T41	VSS_3	VSS_100	AE34
M41	VSS_4	VSS_101	AC34
J41	VSS_5	VSS_102	C34
F41	VSS_6	VSS_103	AW33
AV40	VSS_7	VSS_104	AV33
AP40	VSS_8	VSS_105	AR33
AN40	VSS_9	VSS_106	AE33
AK40	VSS_10	VSS_107	AE33
G21	VSS_11	VSS_108	K22
AH40	VSS_12	VSS_109	V33
AG40	VSS_13	VSS_110	T33
AF40	VSS_14	VSS_111	R33
AE40	VSS_15	VSS_112	M33
B40	VSS_16	VSS_113	H33
AV39	VSS_17	VSS_114	G33
AW39	VSS_18	VSS_115	F33
AV39	VSS_19	VSS_116	D33
AR39	VSS_20	VSS_117	B33
AN39	VSS_21	VSS_118	AH32
AJ39	VSS_22	VSS_119	AG32
AC39	VSS_23	VSS_120	AF32
AB39	VSS_24	VSS_121	AE32
AA39	VSS_25	VSS_122	P21
Y39	VSS_26	VSS_123	K21
W39	VSS_27	VSS_124	G21
V39	VSS_28	VSS_125	B32
T39	VSS_29	VSS_126	AV31
R39	VSS_30	VSS_127	AV20
P39	VSS_31	VSS_128	AN31
N39	VSS_32	VSS_129	AL31
M39	VSS_33	VSS_130	AG31
L39	VSS_34	VSS_131	AB31
J39	VSS_35	VSS_132	Y31
H39	VSS_36	VSS_133	AW20
G39	VSS_37	VSS_134	AR20
F39	VSS_38	VSS_135	AN29
E39	VSS_39	VSS_136	AM20
D39	VSS_40	VSS_137	AT29
C39	VSS_41	VSS_138	K19
AK37	VSS_42	VSS_139	N29
AH37	VSS_43	VSS_140	P18
AJ37	VSS_44	VSS_141	H18
AI37	VSS_45	VSS_142	E29
AM17	VSS_46	VSS_143	D18
AL17	VSS_47	VSS_144	A18
AG17	VSS_48	VSS_145	VSS_226
AF17	VSS_49	VSS_146	AY17
AE17	VSS_50	VSS_147	AR17
AD17	VSS_51	VSS_148	AP17
AC17	VSS_52	VSS_149	AM17
AB17	VSS_53	VSS_150	AK17
AA17	VSS_54	VSS_151	AV16
Y17	VSS_55	VSS_152	AN16
W17	VSS_56	VSS_153	AD28
V17	VSS_57	VSS_154	J16
U17	VSS_58	VSS_155	F16
T17	VSS_59	VSS_156	U4
S17	VSS_60	VSS_157	R28
R17	VSS_61	VSS_158	E28
Q17	VSS_62	VSS_159	AM15
P17	VSS_63	VSS_160	AM15
O17	VSS_64	VSS_161	AK15
N17	VSS_65	VSS_162	N15
M17	VSS_66	VSS_163	M15
L17	VSS_67	VSS_164	L15
K17	VSS_68	VSS_165	G27
J17	VSS_69	VSS_166	F27
I17	VSS_70	VSS_167	C27
H17	VSS_71	VSS_168	B27
G17	VSS_72	VSS_169	AN26
F17	VSS_73	VSS_170	M26
E17	VSS_74	VSS_171	K26
D17	VSS_75	VSS_172	F26
C17	VSS_76	VSS_173	D26
B17	VSS_77	VSS_174	AK25
A17	VSS_78	VSS_175	H14
Y17	VSS_79	VSS_176	P25
X17	VSS_80	VSS_177	K25
W17	VSS_81	VSS_178	U14
V17	VSS_82	VSS_179	H14
U17	VSS_83		E14
T17	VSS_84		AV13
S17	VSS_85		AR13
R17	VSS_86		AN13
Q17	VSS_87		A25
P17	VSS_88		AM13
O17	VSS_89		AL13
N17	VSS_90		AG13
M17	VSS_91		AI24
L17	VSS_92		AL24
K17	VSS_93		F13
J17	VSS_94		D13
I17	VSS_95		B13
H17	VSS_96		AY12
G17			VSS_263
F17			VSS_264
E17			VSS_265
D17			AC12
C17			K12
B17			H12
A17			E12
Y11			AD11
X11			VSS_270
W11			VSS_271
V11			VSS_272

U6J		J11	
AT23	VSS_180	VSS_273	J11
AN23	VSS_181	VSS_274	D11
AM23	VSS_182	VSS_275	B11
AH23	VSS_183	VSS_276	AV10
AG23	VSS_184	VSS_277	AP10
AF23	VSS_185	VSS_278	AL10
AE23	VSS_186	VSS_279	AJ10
AD23	VSS_187	VSS_280	AI10
AC23	VSS_188	VSS_281	AC10
AB23	VSS_189	VSS_282	W10
AA23	VSS_190	VSS_283	U10
Y23	VSS_191	VSS_284	BA10
X23	VSS_192	VSS_285	AW9
W23	VSS_193	VSS_286	AR9
V23	VSS_194	VSS_287	AH9
U23	VSS_195	VSS_288	AB9
T23	VSS_196	VSS_289	Y9
S23	VSS_197	VSS_290	E9
R23	VSS_198	VSS_291	G9
Q23	VSS_199	VSS_292	B9
P23	VSS_200	VSS_293	A9
O23	VSS_201	VSS_294	AG8
N23	VSS_202	VSS_295	AD8
M23	VSS_203	VSS_296	AA8
L23	VSS_204	VSS_297	UR
K23	VSS_205	VSS_298	K8
J23	VSS_206	VSS_299	C8
I23	VSS_207	VSS_300	BA7
H23	VSS_208	VSS_301	AV7
G23	VSS_209	VSS_302	AP7
F23	VSS_210	VSS_303	AJ7
E23	VSS_211	VSS_304	AH7
D23	VSS_212	VSS_305	AL7
C23	VSS_213	VSS_306	AF7
B23	VSS_214	VSS_307	AC7
A23	VSS_215	VSS_308	R7
Y23	VSS_216	VSS_309	G7
X23	VSS_217	VSS_310	D7
W23	VSS_218	VSS_311	AG6
V23	VSS_219	VSS_312	AD6
U23	VSS_220	VSS_313	AB6
T23	VSS_221	VSS_314	Y6
S23	VSS_222	VSS_315	U6
R23	VSS_223	VSS_316	N6
Q23	VSS_224	VSS_317	H6
P23	VSS_225	VSS_318	B6
O23	VSS_226	VSS_319	K6
N23	VSS_227	VSS_320	AV5
M23	VSS_228	VSS_321	AE5
L23	VSS_229	VSS_322	AF5
K23	VSS_230	VSS_323	AR4
J23	VSS_231	VSS_324	AP4
I23	VSS_232	VSS_325	AL4
H23	VSS_233	VSS_326	AJ4
G23	VSS_234	VSS_327	Y4
F23	VSS_235	VSS_328	R4
E23	VSS_236	VSS_329	U4
D23	VSS_237	VSS_330	J4
C23	VSS_238	VSS_331	I4
B23	VSS_239	VSS_332	H4
A23	VSS_240	VSS_333	C4
Y23	VSS_241	VSS_334	AY3
X23	VSS_242	VSS_335	AW3
W23	VSS_243	VSS_336	AV3
V23	VSS_244	VSS_337	AL3
U23	VSS_245	VSS_338	AH3
T23	VSS_246	VSS_339	AG3
S23	VSS_247	VSS_340	AF3
R23	VSS_248	VSS_341	AD3
Q23	VSS_249	VSS_342	AC3
P23	VSS_250	VSS_343	AA3
O23	VSS_251	VSS_344	G3
N23	VSS_252	VSS_345	AT2
M23	VSS_253	VSS_346	AR2
L23	VSS_254	VSS_347	AP2
K23	VSS_255	VSS_348	AL2
J23	VSS_256	VSS_349	AD2
I23	VSS_257	VSS_350	AB2
H23	VSS_258	VSS_351	AA2
G23	VSS_259	VSS_352	Y2
F23	VSS_260	VSS_353	U2
E23	VSS_261	VSS_354	T2
D23	VSS_262	VSS_355	N2
C23	VSS_263	VSS_356	H2
B23	VSS_264	VSS_357	F2
A23	VSS_265	VSS_358	E2
Y11	VSS_266	VSS_359	C2
X11	VSS_267	VSS_360	AL1


1.8V per DIMM=3.08A




0.1 μF and 2.2 μF placed close to VREF pins



Close to DIMM




Place these Caps near So-Dimm0.




Place these Caps near So-Dimm0.

SMBus Address: A0 (W) / A1 (R)






FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title DDR(I)SO-DIMM_0		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 13	of 67

DIMM_0




0.1 uF and 2.2 uF placed close to VREF pins


1.8V per DIMM=3.08A



Place these Caps near So-Dimm1.




Place these Caps near So-Dimm1.




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title DDR(II)SO-DIMM_1		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 14 of 67	


DIMM_1




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN




Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VRUN



CONFIDENTIAL





TVMODE
NTSC (01)

MIOAD10	MIOAD7	TVMODE
0	0	SECAM
0	1	NTSC
1	0	PAL
1	1	CRT

Strap for GDDR3-136ball

0001	16Mx32	Infineon
0010	16Mx32	Hynix
0011	16Mx32	Samsung
0101	8Mx32	Infineon
0110	8Mx32	Hynix
0111	8Mx32	Samsung

SUBVENDOR

0	(USE SYSTEM BIOS)
1	(USE EXTERNAL ROM)

PANEL ID CONFIG
NC

MIOAD0 is used to set the PCI Express PLL termination enable. DEFAULT "0"

3GIO_PADCFG[2:0]
001 for G7X
DVT change to 001


G72M/G73M
PCI_DEVID[3:0]="1000"-->8

CRYSTAL
10 (27M Hz)

MIOBD6	MIOBD2	Crystal
0	0	27MHz
0	1	14.318MHz
1	0	13.5MHz
1	1	Reserved

ROM_TYPE NC

00	PARALLEL
01	SERIAL_AT25F
10	SERIAL_SST45VF
11	LPC




STRAP PIN for G72M/G73M

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


Title: **VGA (PCI-EXPRESS/STRAP) 2 OF 8**

Size A3 Document Number **MS30-1-01** Rev 1.00



Date: Friday, March 31, 2006 Sheet 17 of 67




Follow FAE suggest the design guide table 4-4 and 4-5.
 DDR1 undermined solution,so FBVTT/FBVDQ/FBVD can connect together.
 for the power rails decoupling,FBVTT/FBVD do not require caps decoupling.
 only FVDDQ power rail required.



NOTE
 L24, C427, C438 unstuff for G72




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	VGA (POWER) 5 OF 8	
Size	Document Number	Rev
A3	MS30-1-01	1.00
Date:	Friday, March 31, 2006	Sheet 20 of 67



SM bus Address :
1001100 (EC)
For F75383M



U8 close to DDR SO-DIMM



Check Spec.

GPIO	I/O	Inter pull low	GPIO TABLE
GPIO0	I	Yes	DVI Hot Plug Detect 0 (HPD0)
GPIO1	I	Yes	Hot Plug Detect 1 (HPD1)
GPIO2	O	Yes	Panel Brightness (PWM) Active High
GPIO3	O	No	Panel Power Active Low
GPIO4	O	Yes	Panel Backlight On/Off Active High
GPIO5	O	Yes	GPU Voltage CTL0 H: NVDD=1.1V
GPIO6	O	Yes	GPU Voltage CTL1 H: NVDD=1.0V
GPIO7	O	Yes	MEM VID
GPIO8	I	No	Thermal Alert Active Low
GPIO9	O	No(Low)	Fan control. Support either PWM or on/off
GPIO10	I/O	No	Available for general use.
GPIO11	O	No(Low)	Rset switch control. H: SVIDEO(69.8) L: HDTV(88.7)
GPIO12	O	No	Available for general use.







DACA	VGA-CRT		I2CA
DACA-RED	R		
DACA-GREEN	G		
DACA-BLUE	B		
DACA-HSYNC	HSYNC		
DACA-VSYNC	VSYNC		
	VGA-DDOCCLK		SCL
	VGA-DDOCDATA		SDA
DACB	S-VIDEO	COMPOSITE	D-CONNECTOR
DACB-RED	C		PR
DACB-GREEN	Y		Y
DACB-BLUE		COMPOSITE	
		LINE1	SCL
		LINE2	SDA
		LINE3	
DACC	DVI-I		I2CB
DACC-RED	R		
DACC-GREEN	G		
DACC-BLUE	B		
DACC-HSYNC	HSYNC		
DACC-VSYNC	VSYNC		
	DVI-DDOCCLK		SCL
	DVI-DDOCDATA		SDA





CONFIDENTIAL



Address / Command on Die termination is set to 120 ohm.




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title VRAM (GDDR3) 2 OF 4		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 25	of 67



FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	VRAM (GDDR) 3 OF 4
Size	Document Number
A3	MS30-1-01
Date:	Friday, March 31, 2006
Sheet	26 of 67
Rev	1.00


Decoupling for right MEMORY

Place around the MEM



+1.8VRUN 1.2A


Place under the MEM



NO USE


Decoupling for right MEMORY

Place around the MEM



+1.8VRUN 1.2A

Place under the MEM







CONFIDENTIAL





FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title	VRAM (POWERBYPASS) 4 OF 4		
Size	Document Number	Rev	
A3	MS30-1-01	1.00	
Date:	Friday, March 31, 2006	Sheet	27 of 67


LVDS




LVDS CONNECTOR



Type	WXGA	WXGA-HC	WSXGA+
Size	15.4" wide	15.4" wide	15.4" wide
Vendor	Hitachi	Hitachi	Hitachi
Device Name	TX39D81VC1AAA	TX39D80VC1GAA	TX39D90VC1GAA
Panel ID check[3..0]	1000	1000	1100



LCD POWER




INVERTER CONNECTOR

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division


CONFIDENTIAL

RELEASE

Title LVDS		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 28	of 67



The traces inside this block should be wider.
No digital signals routed under XTAL








Distance between the ICH-7M and C on the "P" signal should be identical distance between the ICH-7M and C on the "N" signal for same pair


Pull-up to enable internal VccSus1_05 regular
Pull-Low to disable

Distance between the ICH-7M and C on the "P" signal should be identical distance between the ICH-7M and C on the "N" signal for same pair

DVT for MS50 sata cable







Layout note:
Placed within 100mils of pin AD17 of ICH7 on the bottom side or 140 mils on the top.

Layout note:
Placed within 100mils of pin F6 of ICH7 on the bottom side or 140 mils on the top.

Layout note:
Place above Caps within 100 mils of ICH on the bottom side or 140 mils on the top near D28, T28, AD28.

Layout note:
Placed within 100mils of pin F6 of ICH7 on the bottom side or 140 mils on the top.


Layout note:
Place within 100 mils of ICH on the bottom side or 140 mils on the top near pin AG9.

For all Vcc3_3 plane
Place close to ICH7 PCI power pin group

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **ICH7-M (POWER) 4/5**

Size A3	Document Number	Rev 1.00
MS30-1-01		
Date: Friday, March 31, 2006	Sheet 32	of 67



CONFIDENTIAL



U44E			
A4	VSS_1	VSS_98	P28
A23	VSS_2	VSS_99	R1
B1	VSS_3	VSS_100	R11
B8	VSS_4	VSS_101	R12
B11	VSS_5	VSS_102	R13
B14	VSS_6	VSS_103	R14
B17	VSS_7	VSS_104	R15
B20	VSS_8	VSS_105	R16
B26	VSS_9	VSS_106	R17
B28	VSS_10	VSS_107	R18
C2	VSS_11	VSS_108	T6
C6	VSS_12	VSS_109	T12
C27	VSS_13	VSS_110	T13
D10	VSS_14	VSS_111	T14
D13	VSS_15	VSS_112	T15
D18	VSS_16	VSS_113	T16
D21	VSS_17	VSS_114	T17
D24	VSS_18	VSS_115	U4
E1	VSS_19	VSS_116	U12
E2	VSS_20	VSS_117	U13
E4	VSS_21	VSS_118	U14
E8	VSS_22	VSS_119	U15
F15	VSS_23	VSS_120	U16
F3	VSS_24	VSS_121	U17
F4	VSS_25	VSS_122	U24
F5	VSS_26	VSS_123	U25
F12	VSS_27	VSS_124	U26
F27	VSS_28	VSS_125	V2
F28	VSS_29	VSS_126	V13
G1	VSS_30	VSS_127	V15
G2	VSS_31	VSS_128	V24
G5	VSS_32	VSS_129	V27
G6	VSS_33	VSS_130	V28
G9	VSS_34	VSS_131	W6
G14	VSS_35	VSS_132	W24
G18	VSS_36	VSS_133	W25
G21	VSS_37	VSS_134	W28
G24	VSS_38	VSS_135	Y3
G25	VSS_39	VSS_136	Y24
G26	VSS_40	VSS_137	Y27
H3	VSS_41	VSS_138	Y28
H4	VSS_42	VSS_139	AA1
H5	VSS_43	VSS_140	AA24
H24	VSS_44	VSS_141	AA25
H27	VSS_45	VSS_142	AA26
H28	VSS_46	VSS_143	AB4
J1	VSS_47	VSS_144	AB6
J2	VSS_48	VSS_145	AB11
J5	VSS_49	VSS_146	AB14
J24	VSS_50	VSS_147	AB16
J25	VSS_51	VSS_148	AB19
J26	VSS_52	VSS_149	AB21
K24	VSS_53	VSS_150	AB24
K27	VSS_54	VSS_151	AB27
K28	VSS_55	VSS_152	AB28
L13	VSS_56	VSS_153	AC2
L15	VSS_57	VSS_154	AC5
L24	VSS_58	VSS_155	AC9
L25	VSS_59	VSS_156	AC11
L26	VSS_60	VSS_157	AD1
M3	VSS_61	VSS_158	AD3
M4	VSS_62	VSS_159	AD4
M5	VSS_63	VSS_160	AD7
M12	VSS_64	VSS_161	AD8
M13	VSS_65	VSS_162	AD11
M14	VSS_66	VSS_163	AD15
M15	VSS_67	VSS_164	AD19
M16	VSS_68	VSS_165	AD23
M17	VSS_69	VSS_166	AE2
M24	VSS_70	VSS_167	AE4
M27	VSS_71	VSS_168	AE8
M28	VSS_72	VSS_169	AE11
N1	VSS_73	VSS_170	AE13
N2	VSS_74	VSS_171	AE18
N5	VSS_75	VSS_172	AE21
N6	VSS_76	VSS_173	AE24
N11	VSS_77	VSS_174	AE25
N12	VSS_78	VSS_175	AF2
N13	VSS_79	VSS_176	AF4
N14	VSS_80	VSS_177	AF8
N15	VSS_81	VSS_178	AF11
N16	VSS_82	VSS_179	AF27
N17	VSS_83	VSS_180	AF28
N18	VSS_84	VSS_181	AG1
N24	VSS_85	VSS_182	AG3
N25	VSS_86	VSS_183	AG7
N26	VSS_87	VSS_184	AG11
P3	VSS_88	VSS_185	AG14
P4	VSS_89	VSS_186	AG17
P12	VSS_90	VSS_187	AG20
P13	VSS_91	VSS_188	AG25
P14	VSS_92	VSS_189	AH1
P15	VSS_93	VSS_190	AH3
P16	VSS_94	VSS_191	AH7
P17	VSS_95	VSS_192	AH12
P24	VSS_96	VSS_193	AH23
P27	VSS_97	VSS_194	AH27

NH82801GBM_B0 PVT



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	ICH7-M(GND) 5/5	
Size	Document Number	Rev
A3	MS30-1-01	1.00
Date:	Friday, March 31, 2006	Sheet 33 of 67



SATA HDD CONN





CD-ROM CONN





FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	SATA HDD/CD-ROM
Size	Document Number
A3	MS30-1-01
Date:	Friday, March 31, 2006
Sheet	34 of 67
Rev	1.00



35 SIO_FA[19..0] 
 35 SIO_FD[7..0] 



BIOS ROM

JIG-120






DVT Update Symbol/Footprint




FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title	Mini_Card	
Size	Document Number	Rev
A3	MS30-1-01	1.00
Date:	Friday, March 31, 2006	Sheet 37 of 67

FAN




CPU SENSOR




Place Thermal-Sensor near CPU & GMCH.

SECOND FAN




HW THERMAL PROTECTION



HW thermal shut down temperature setting 95 degree . Put Near CPU .



FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	FAN/HW THERMAL PROTECT	
Size A3	Document Number	Rev 1.00
Date: Friday, March 31, 2006	Sheet 38	of 67



8/31 Modified
22 OHM TO 33 OHM

BLACK

DVT

DVT

Place near CAP35

Swap L/R for Layout/ME


Swap L/R for Layout/ME

Symbol Mirror

Symbol Mirror

PC BEEP




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
AUDIO(AMP & HP & SPK)			
Size	Document Number	Rev	
A3	MS30-1-01	1.00	
Date:	Friday, March 31, 2006	Sheet	41 of 67




CONFIDENTIAL




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title AUDIO(EXT MIC & PHONE OUT)		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 42	of 67




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title AUDIO (MUTE & INTMIC)			
Size A3	Document Number MS30-1-01	Rev 1.00	
Date: Friday, March 31, 2006	Sheet 43	of 67	







8/31 Modified
CHANGE TO D-GND












Modified 8/31
From MIC




To CODEC SPK OUTPUT








MDC CONN.



RJ11 CONN.




FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Title: **PCI (MS-DUO/SD/MDC)**

Size: A3 Document Number: **MS30-1-01** Rev: 1.00



Date: Friday, March 31, 2006 Sheet: 48 of 67









Use Power Switch



USB CONN X 4






FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title USB2.0/DOCKING CONN.		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 50	of 67



FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	Marvell LAN (1/2)
Size	Document Number
A3	MS30-1-01
Date:	Friday, March 31, 2006
Sheet	51 of 67




Match trace length




Adaptor
19.5V
90W or 120W

MS30 ONLY
MAXIM
MAX1909ETI+
Battery Charger
Switch Mode

MS30 ONLY
Battery
BPS2
Li-Ion
12.6V
4800mAh




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	Power Design Diagram-ZG	
Size	Document Number	Rev
A3	MS30-1-01	1.00
Date:	Friday, March 31, 2006	Sheet 53 of 67




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	Charger Max1909	
Size A3	Document Number	Rev
	MS30-1-01	1.00
Date:	Friday, March 31, 2006	Sheet 54 of 67

DVT
 20K 24K ,4.09A 87%
 15K 20K ,4.2 A 90%




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division			
Title DCIN / BATTIN		Rev 1.00	
Size A3	Document Number MS30-1-01	Date: Friday, March 31, 2006	
Sheet 55 of 67			




Vo=5.20V for TV TUNER

TON connect to GND = 5V/400KHZ, 3.3V/500KHZ
 ILIM5/ILIM3 for setting OCP


FOXCONN			HON HAI PRECISION IND. CO., LTD.	
			CPBG - R&D Division	
Title				
SYS Power (3D3VALW/5VALW)				
Size	Document Number			Rev
A3	MS30-1-01			1.00
Date:	Friday, March 31, 2006	Sheet	56	of 67



1.5V/1.05V OVP and UVP setting




1.5V/1.05V OCP setting




FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title SYSPower(+1.5VRUN/+1.05VRUN)		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006		Sheet 57 of 67





FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title	DDR2Power(+1_8V_S3_SUS+0_9VRUN)	
Size	Document Number	Rev
A3	MS30-1-01	1.00
Date:	Friday, March 31, 2006	Sheet 58 of 67









Need to keep PR23 near to mosfets (PQ2, PQ3) and inductors(PL3)



VCCSENSE and VSSSENSE shall be routed as follows. Signals must be 18mil wide, and shall use differential routing with 7 mil separation. Signals must have equal trace length within 25 mil and are to be routed using external layer and GND referencing (no split plane referencing).


VCCSENSE/VSSSENSE are to use 25 mils separation distance away from any other signals.

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title VHOCORE(MAX8771)		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 59 of 67	



MS30	MS50
PR71 = 33K	PR58 = 24K
PR75 = 10K ==> 118.46W	PR59 = 9.1K ==> 143.9W
PR72 = 47K	PR57 = 49.9K
PR203 = 10K ==> 86.11W	PR56 = 14.7K ==> 118.95W






VGA PCIE POWER
 PEX_VDD = 1V2/2A

Default High for NVDD 1.1V

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title VGA POWER(VGACORE&IO)		
Size A3	Document Number MS30-1-01	Rev 1.00
Date: Friday, March 31, 2006	Sheet 62 of 67	






Length as short as possible.

46 CLK_CB48 R579 12 J 2 0402 U2_XTALIN



31 CLK_USB48 R578 12 J 2 0402 U2_XTALOUT

CPU_BSEL0 R577 2.2K J 2 0402 SELPSB0_CLK



FSB Frequency Table:



FSLB	FSLA	CPU	SRC[7:0]	PCI
0	0	100	100	33
0	1	133	100	33
1	0	200	100	33
1	1	166	100	33



Pin Straps

pin53	pin 11/12
0	SRCLKK0
1	27MHz (v)
pin59	pin 15/16
0	SRCLKK0
1	SATA (v)
pin60	pin 37/38
0	SRCLKK8 (v)
1	CPU 2 ITP
pin64	pin 13/14
0	LDCCLK_SS (CA)
1	SRCLKK1 (NV)

pin53/59/60/64 with internal pull-up resistor
 No Stuff Pull-up Resistor (R1125,R1124,R49)
 If EVT ok, del them in DVT
 R1021/R48 changed to 2.2Kohm





FOXCONN HON HAI PRECISION IND. CO., LTD.
 CPBG - R&D Division

Title: **CLOCK GEN**


Size A3 Document Number: **MS30-1-01** Rev 1.00

Date: Friday, March 31, 2006 Sheet 63 of 67








CIR






STATUS LED CONN




Cover SW CONN



Power LED/Power BTN





FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title	CRT
Size	Document Number
A3	MS30-1-01
Date:	Friday, March 31, 2006
Sheet	65 of 67
Rev	1.00

History (2005/09/02)
P21 add Q57 for SD power
P5 short R1415
P31 add R671 for reserved OVTV_EC_3 to SB GP1012
P3 R104 change to 56ohm
P3 remove R1400, add TP1(PT596) for DBRESEFW
P7 add RN32 for external vga use
P3 add test note for VCCA_CPD
P8 remove R1633,R1634 adm add test pad for L_CLKCTL1,L_CLKCTLB
remove R1632
P08 add R1810,R1811 for CRT disable
P12 remove R1774 and add test pad for MCH_CPD_20
P19 add value NV_ for C122,C121,CAP10
P21 add value NV_ for L146,C1613
P22 R131,R317,C495,C494,V2 to NC.
Mount R1132,R1131
C196 value remove NV.
P25.26 change C605,C575 value to NV
C216 L151 value remove NV
P29 SW_CSR_OEM_MOSI_P1,MISO add test and remove pH resistors
P30 remove R590, R591, R607, and R1205
P30 C1530-1533 remove
P31 add R675,R1762,R1761,PQ70,PQ79 for SMIbus S3_SUS
change U13 power source to +3VRUN and SMBUS connect to SWB_CLK_S3_SMB_DATA_SB
P32 change R1814 to 0603 size
P39 R987 short to GND
C212 pin 3 connect to GND
pin 32 NC. remove R1510
P35 R698,R699 pull up to +3VRUN
P41 add PWRB_WB_SHUTDOWN to OVP
P39 U36 pin12 connect to +3V_S3_SUS
P48 remove R1778
P49 add R1812 oh 10k to +3VRUN for USB8 pinC4
P51 add C311,C349 for PCI2 AC couple caps
P56 remove U130 connect OMC_30S to ALM_ON
P22 add R1819,R1818 for 27MHz_non_agreed 3.3V level to 1.2V
P40 (1)change U39 pin25,38 power source to +5VRUN
(2)C1249,C1250 value add NC, and connect to MIC_L
C1251,C1252 value add NC, and connect to MIC_R
(3)change U39 pin17 to NC
(4)C1270,R799 connect to Digital Pin1
I remove O33 and add C1338
(6)change U41 to 78D05
P41 (1)R847,R852 change to 47K
(1)R18171,R18172 change to 3.3K
(2)R18135,R18137 change to 11K
R18139,R18140 change to 20K
(3)M1C11_VREFP0_R change to M1C1_VREFP0_L
add QD16,DP16
P43 (1)remove R1187,R1186,C1255,R1321,U127A,U127B,R1329,C1230,
R1318 to INTCMIC Board
(2)remove U103,U105,D67,C1188,Q87_Q42,U104,R1370,R1611,
U50,R1376,U1151,R1156
P47 add U59,C969 for reserved I394 ERPROM
add R1823,R1824,R1826,R1822,R1825,Q88,Q89,Q90,R1827,
R1828,R1829,C1640,Q91,C1639
(1)M1C11_VREFP0_R change to M1C1_VREFP0_L
(4)change C1088 to 10u_10V_V_Y,
change R1323 to 6.8K
add R1821
P45 (1)connect U122,U123 pin 2 to A_GND
P46 (1)connect USB pinK5 to PWR_OK
(2)add R1830
(3)modify C593 pin define
P51 (1)add R1831,R1832,remove U129 pin42.43(SMBUS) interface to
SB SMBUS
(2)add R1833
P38 connect OVTV_EC_3 to U131 pin4
P50 R1602,PR426 change to 470K
P61 PD34 change to MMH2534BPT, R1796= 33K 1% 0402, R1797 20K 1% 0402
PR185 = 15k 1% 0603
P31 add SMZ for STRM1_ID00-03 on SB GPIO 22,23,33,34
P35 RP110 PH +5V_S3_SUS
P62 PR1804 change to 10K
P61 change PR189 to 33k
change PR207 to 47K
add PR1834,PR1835,PR1816,PR1837 for MS50
P30 R1804 change to GND
P35 add R702 for Monitor_Veff PH
P28 add L138,L139
P47 L73 change to 90R-100MHz, Q835 and add L141
9/14
P24 change U14 to no mirror setting
P25 change U12 to no mirror setting
P44 change R1868 to 2K
change R1869 to 2K
add R1870,R1872 for power rating
9/15
P50 Swap L87 for layout
P38 add L140
P45 populate R1783,R1784
Dummy R1663,R1782,R1662
P40 change U41 to TP57910IDURW
P45 change USB pinK5 to RUN_PWRGD
P46 add R1873 for separate 7412 power
P63 change PR418 to 820K 1%
change PR421 to 10K 1%
change PRC210 to 10P
(5)change R313 to 810K 1%
change PR305 to 9.1K 1%
P10 change L117,CAP27,C1886,L120,CAP28,C1389 value to CA*
P31 rename SMB_CLK_SUS to SMB_CLK_ALM_SMB_DATA_SUS to SMB_DATA_ALM
P29 RSV01,2.5.6 connect to GND
P60 R1602,PR426 change to 200K
P41 change amp to LM4981LD
9/16
P22 SWAP net of R992-R995
P5 US pin connect DSP_ALERT_EC_3
P38 add R769 for OVTV_EC_3 PH resistor
P50 change CN37 pin connection
P48 correct CM55 symbol
P55 change CN34 pin define
P56 change PCN4 pin define
9/20
P29 Swap net of R992-R995
P51 Del PQ62,PQ67,R935,R969 and R637
Change Net name SMB_CLK_SMB , SMB_DATA_SB of U29C-Pin C22 and B22
P31 change L119 to 4.7uH
P34 add test note for IN-CN12-PIN50
P35 Add Del : SLOT_IN, and add R1884-1886 at U32-Pin105
Del Net : PWR_BOOT, change to TP785 of U32-Pin105
P36 Del R715 and Del Net : PWR_BOOT of U32-Pin115. Change to TP786
Change symbol : CN15
Change symbol : U20
P36 Del R861, add R1881(OM),R1882(Dummy),R1883(Dummy)
Change R1884 power from +5VALM to +5V_S3_SUS
Change R700 power from +5VALM to +5V_S3_SUS
P40 Change USB pinK5 and USB pinK6 of U19-Pin15 and Pin16
Del C861,C1248 and del NET: PC_SPEKRIN
Del C1574,C1575,R797,R799 and C865
Change Net name POBEPFR to AAC_MIC_R
Del C1574,C1575,R797,R799 and C865
Change Net name POBEPFR to AAC_MIC_L
Change symbol & value : C910,C911 to to_033P
Change symbol : U141,U112
Change O89 and Q90 to Dummy
Del U100,R1322 and C994
P44 Change symbol : U133,U134,U135 and U137
P46 Change symbol : U134,U135 and U137
P48 Change symbol : CN26
P50 Del R969,R972,R1044 and R1525
Change Package CAP17,CAP18 and CAP24
P53 Change +3VRUN(1.5A) to +12VRUN(1.2A)
Change +3VALM(7.0A) to +3VALM(9.5A)
Change +3VRUN(16.8A) to +3VRUN(14A)
P54 Add R1838,R1839 at PUL-Pin5
P48 Add R1840,R1841 at PUL-Pin1
P57 Change Pin14611 to +3VRUN
P58 PD16 Change to CH50H-40P
P60 Change P1136P121 to 0.36uH
P60 D79 change from PWRBOOT to GND
Change +5VALM from 4.2A to 3.5A
Change +3VRUN from 3.4A to 3.2A
Del PCMOV_R8181(20P) P2C CAP
Add PC380,PC381,PC401 and PC402 to 22uP MLCC type cap
Change PR174,PR182 and PR187 to Dummy
P61 Del D64, D65, D67 and D69
Add CHM2272P for PD2,PD27 and PD30
P62 Change P058 to CH50H-40P
P67 Vertically XRD4808
9/21
P48 add R1892,R1893 for discharge path
V01 change Q100 to MMF3904 and add R1891
P41 Connect CN36 pin5 to +3VALM
P38 Change D77,D78 to SMZ2LLPT
P56 change PR48 to 160K_P, PR52 to 100K_P for TV-TUNER
P58 add R745,R744 for reserved +5VALM for R9
P55 change P089 to 0.1uP,PR335 to 10 ohm PC90 to 10P
P17 change R205 value to NV, R206 to NC for Infineon
P24.25 change U12,U13,U14 value to Infineon
P35 change BIOS ROM(U34) to IN291V,8065-707C(PIN)
P36 change D79 to 9.5V Zener MMS2538BPT
Change U17 to G548R23
P40 (1)remove L112, connect 0.2uF AVDD1, AVDD2 to VDDA
(2)C1576,C1577 change to 27P
(3)serial R1896, R1897 for SPK_L,SPK_R
(4)change C1238,C1239,C1270 to 10P
(5)add C1687,C1688,C1689,C1690 for AAC_MIC_L,AAC_MIC_R
(6)replace cap68 with CAP38(100L6.3V 34741)
(7)add R1898,R1899,R1891,PQ128,R1901,R1900,C1692,R1902,PQ129,R1905,R1903,
PQ131,R1906,
C1304,Q632,R1907
P41 (1)change amp gnd to PGND,
(2)add L142,L143,L144,L145
P60 change PR427,R1603 to 100K
add PD126,PQ115,R1911,R1912
P48 CN26 pin2 connect to +3VRUN
P45 U14 pin 31 connect to PWR_PWRGD
D78 C487 change to NC
P31 add R835 for protect QP103
P13 C791,C792 change value to NC.
P36 rename SLOT_IN to SLOT_ON
P48 change R121 to 10K
P61 add R161 for merge Power Limit
P21 add R1275 for reserve disable CRT
9/21 Audio
P40 (1)add sense_A,SENSE_B related acmric
(2)remove Buffer schematic
(3)add C1687,C1688,C1689,C1690 for AAC_MIC_L,AAC_MIC_R
(4)serial R1896 on SPK_L,serial R1897 on SPK_R
(5)bypass L112, and connect to VDDA
(6)add L76 for U41 power
(7)add CAP38 for VDDA Output caps
(8)change R301 to 29.4K_P for adjust VDDA voltage to 4.75V
P41 (1)add R1908 for GND and PGND
(2)change AMP GND to PGND
(3)serial L68 and PC_SPEKRIN mix RCH and PC_SPEKRIN
(4)add L142,L143,L144,L145 for speaker EM1
(5)NC D70 and D71
P42 add Line in signal on COM4 pin4
P43 (1)reverse the polarity of HW_POP_MUTE_EC to HW_POP_MUTE_EC3
(2)separate MUTE signal (MUTE_ALM and MUTE_TR)
P41 (1)change R02 to current to RND
(2)change R1840,R1846,R1849,R1836 to 10K_D
(3)change R1857,R1863,R1851,R1865 to 10K_D
(4)change R1851,R1812 to 3K
(5)change R1858,R1841 to 10K_F 1%
(6)correct C1685,C1686,C1687,C1689,C1688,C1689 symbol
(7)replace C1678 with 22u_L5V_M_8100U/16V TQC 常用料
(8)Replace C1680 with 1000.6.3V 7343
P45 connect U124 pin 31 to RUN_PWRGD
9/22
P10 (1)bypass R1475,R1470
P19 (1)change L115 to HCB2012KF-121T30
(2)change C1192 to 0603 size
P27 remove R1113
P28 (1)change R461 to 200_J 0603
(2)add INV_BRADAD PL resistor R773
(3)connect NW_BRADAD to C949 Pin4
P32 bypass R655
P39 (1)remove R774,R772,C35,R1096
(2)connect CN19 to EXPRESSE_BRTW
(3)U36 pin23 change to NC
P46 separate C954,C955
P47 change R934,R940,R942 to 1K
P22 add R307 for NV_JTAD_TMS PH +3VRUN
add R309 for NV_JTAD_TSI PH +3VRUN
add R306 for NV_JTAD_TCK PL GND
P48 modify SW/MS card power
P64 change C878 pin10 to GND_V3_G3_SUS
P40 change C181,C182 to 10U_6.3V_UY
P52 (1)change CN40,CN63 GND to GND_TR
P55 (1)change PR373,PR374 to 10K
(2)change PR408 to 4.7K
(3)change PR15,PR16 to 33_J
(3)PCP,PC10,PC11,PC12,PC13 change to 47P
9/23
P53 add C1695 for EM1
P59 change PR272 to 2K_J
P07 add R1444
9/24
P41 change P1 to 125V-4A,6.1x2.69x2.69
P40 add R1913,R1914
P41 connect C865 to P_GND
P43 add R1871,C1641,R1917,C92 for MUTE_TR
Change Package CAP17,CAP18 and CAP24
P53 change HW_POP_MUTE_EC3 to HW_POP_MUTE_EC
P23 change R1592,R1593,R1594,R1880,R1882,R1584 to NC
Bypass R1416
P07 mount R1443,NC R1441
P28 change U106,R830 to NV
P09 change R577 to add test pad for RSV09
P30 change R589 to 510_P, add R1916
P35 connect R707,R056 to +3V_S3_SUS
P57 remove U121,R829,R1628,R1629,
P61 remove PR368
P60 remove R1800
P39 change R917 value to MS50L
P39 add Q79,R1267,R1866,C1222,Q80,R788 for camera power
P35 add COM4_PWRIN for camera power
P46 Mini11,Pin11,13 change to NC
P46 add PC399
P38 remove C827,add D80,C1696 for fan speed
9/26
P43 R48 pin1 connect to R_CLK_ICHPICI because swap R_CLK_ICHPICI and
R_PCLK_JIO
P35 remove R723
P43 remove R943
P60 (1)add +5VRUN_1 for layout,
(2)+5VRUN in P32,P34,P42,P59 change to +5VRUN_1,
(3)add Q90,R191 for +5VRUN_1 discharge path
9/26
P43 R48 pin1 connect to R_CLK_ICHPICI because swap R_CLK_ICHPICI and
R_PCLK_JIO
P35 remove R723
P43 remove R943
P60 (1)add +5VRUN_1 for layout,
(2)+5VRUN in P32,P34,P42,P59 change to +5VRUN_1,
(3)add Q90,R191 for +5VRUN_1 discharge path
9/27
P60 add PC403,PR1797 for PQ135 soft start
P39 pin 3 connect to SUS_PWRGD
P48 add R1920,R1924,R1925,R1930 for MS Du0 and SD signals
add R967,C1005 for SD_WP
P49 R965,R966 change to 1K
P52 pin 21 connect to RUN_PWRGD
P50 change USB power switch enable pin to SUS_ON
P41 add U142,R798,Q93,R1918,C1697,remove C1575
P42 (1)R848,R857 change to 20K
(2)mount R1639,R1640, and change C1578,C1579 to 470P
(3)remove QP14 close to INT MIC jack
P43 connect R1825 pin2 to +3VALM
P44 connect C1676 pin2 to PGND,connect C1675 pin2 to GND,put L139
between C1676 pin1 and C1675 pin1
P40 connect C873 pin2 to A_GND,connect C1154 pin2 to GND,put L176
between C873 pin1 and C1154 pin1
P46 change Q1 to PFD144R1
P62 reserve R181 PH +5VRUN for VGA power good
P66 change PR406 to 0.008_UF
P36 correct U34 pin45 to SIO_PA0
9/28
P60 change PR361 to 1K 0402
P46 change R1441 to 0 ohm
P67 (1)add P107,P067,
(2)change PR1797 to 1K,PR1795 to 110K
P51 connect LAN_TXP1 to U129 pin54
connect LAN_TXN1 to U129 pin53
connect C814 pin1 to U129 pin50
connect C819 pin2 to U129 pin49
P42 add R816,R814 for jack detect
P60 mount R1445
9/29
P62 (1)add PR228 for vga power,
(2)PR415 pin1,PR416 pin1 connect to +5VALM
P47 mount U59,C969
9/30(after rename)
P40 connect U19 pin49 to A_GND
P47 change CN35 value to M630_HEADER_CONN_TP
10/01(after rename)
P34 CN10 pin 25,26 change to NC
P46 mini1 pin28,127 change to NC
P48 CN32 pin15,16 change to NC
P39 CN7 pin29,30 change to NC
P49 CN6 pin5,86 change to NC
1005R
P39 change R651 value to 10K_J
P38 change R499 value to NC_10K_J
9/8
P3 add C3 close to chip for sensor
P22 add C487 close to chip for sensor
P35 U32 pin24 change to NC
P7 Add C1396 for RDRDRIM_VREF
P52 remove C1602,C1614,C1616,C1618 for duplicate parts



History REV 0.30 (2005/12/01)

DVT
P64 CN1 pin1 change to +3VALV for leakage
P52 mount R779 for lan get ip fail
P40 net name HW_POP_MUTE_CODECH change to HW_POP_MUTE_CODEX
P43 (1)net name HW_POP_MUTE_CODECH change to HW_POP_MUTE_CODEX
(2)change Q11 from MMBT3906 to MMBT3904
P60 mount PR224 for +5V_S3_SUS discharge too slow
P57 (1)change PR155,PR164 from 0ohm to 3.3 ohm for decrease 1.5V/1.05 noise
(2)mount PD21,PD24 for decrease 1.5V/1.05 noise
P59 mount PC278,PC279; mount PC88,PC109 for decrease Vcore noise
P62 mount PC92 for decrease VGA power noise
P40 (1)mount R682,R694 for sense_B,sense_A detect
(2)NC R308
P44 NC R643,R647
P43 mount R381 for amp abnormal be mute
P41 change JSPK1,JSPK2 from 2N-0002000-MONO to 2N-0002001-MIT0
P39 change CN33 from 1N-0008000-MIT0 to 1N-0008001-MIT0
P64 change CN36 from 1N-0002001-MIT0 to 1N-0002000-MIT0
P46-49 change U10 to PC18412ZHK
P59 change PQ3,PQ30 to 17-SI4324D-VT00
P40 U19 change to CXD9872AR
P29-P33 for EVT2 U6 is 12-CALISTO-A300(GML)
P41,P42 CON1,2,3 change to 2N-0006002-FKX0
P22 R567 change to 16-GHS2053-0P00
P55 PD58 change to 17-SI4324D-VT00
P58 PR193 change to 6.2K_F,PR136 change to 82K_F
P62 PR127 change to 6.2K_F
P60 PR37 change to 120K_F,PR171 change to 60ohm,
P16 change to 2.2uH
P24,P25 Change R99,R148,R165,R167 for 120 Ohm to 80.6ohm 1%
P60 change PQ51,PC142,PQ35 value to NV_
P43 add Q12,R772,R773 for adding EC to control mute function
P45 (1)add R342,NC R343 for Change VP1020 initialization to SHI mode
(2)NC U45,R355
P59 NC PD2,PD19
P60 add PR219,PR169
P24 change R166 to 40.2 F and add R1160,C809,
R1163,C810 for nvidia latest demo board for G72
P25 change R148,R99 to 40.2 F and add R1164,R1165,
C811,C812 for nvidia latest demo board for G72
P43 change U21 to M74VHC1G32DF2G for shortage of toshiba parts
P41 change Q24,Q25,Q26,Q27 to PBSS2515F.115 for toshiba parts shortage
P16 add U49 for PLT_RST# to VGA
P28 add C815,C813,C814
P29,45 connect GP1017 to A8C pin30 powerdown
P35 (1)add D15,D16,D17 for preventing leakage from EC before power on
(2)reserved U3 pin 176 for second fan FB,pin43 for second fan PWM
(3)add U3 P105 as EC_LED to control LED brightness
P36 change CN12 pin1,pin21 to +ECVCC
P38 (1)add R1166 for discharge path of +5VALV_LDO
P39 update Q19 footprint
P43 change Q11 to MMT3904
P34 add CAP23,CAP24
P62 add PR439,delete R1123,NC PC92 for preventing VGA_GPIOS floating
P63 delete R204,add R1171 for PCIE_LAN_CLKREQ# pull low
P45 delete PQ77
P48 change CN18 to smaller size
P47 change CN14 to 1394 normal type
P42 change CON3 to Red color
P41 JSKP1 change to 3 pin for manufacture
P43 delete R396,R393,C359,R395,C360
P54 add PC340
P55 change PR38 to MMVZ5235BPT for battery in UVP fail
P38 change second fan to adjustable
P56 add PC347,PC346,PC341,PC158 for +5VALV
P57 add PC349,PC350,PC342 for +1.5VVRUN
P58 add PC351,PC352,PC343 for +1.8V_S3_SUS
P59 add PC353,PC354,PC344,PC355,PC356,PC345,PC278,
PC279 for VCCORE
P57 add PC348,PC196,PC197,PC359
P59 change PD2,PD19 to NC_SPL1040PT (10A)
P60 (1)change PQ48 to SI4892DY-T1-E3
(2)add PL14 for MS50,PL6 for MS30
(3)add PC357,PC358 for +12VRUN
P34 add CAP23,CAP24 for MS50 HDD
P30 add R1175 for MS50 SATA Cable
P64 (1) delete R783
(2) CN1 add EC_LED to control LED brightness
(3)CN1 pin 1 change to +5VALV
P60 add PR436,PR437,PC81,PR435,PC83,PR438,
PC360,PQ82,R1176 for +1.8VRUN timing
P54 (1)add PR442,PQ84,U50 and connect PR182 pin2 to +ECVCC for preventing leakage of charger LDO
P56,57,58,59,60 Update PL6,PL9,PL7,PL8,PL2,PL4
PL5,PL14,PL1,PL3 footprint for shaking test

History REV 0.40 (2005/12/18)

1219
P54 change PD7,PD43 from 16-MMP2525-3B00 to 16-MMP2525-1B00
P63 change EC11,EC12 to 10P_50V_J_N
P51 change CN21 to MS30_*
1227
P42,P59 Update c282,C758,PC94,PC102
0110 for FVT BOM
P50 change CAP17,CAP19,CAP20,CAP22 to 150U_6.3V_M(NBC/TOKIN)
P54 (1)change PQ63 to AC04407
(2)NC PC362 for battery issue
P41 change L42,L43,L44,L45 to BLM1SPG330SNID
P20 (1)change R555 to 49.9 ohm 1%
(2)mount R556
P24 (1)change R165,R160,R1163,R167 to 240_F
(2)change C809,C810 to 0.01U
P25 (1)change R148,R164,R1165,R99 to 240_F
(2)change C811,C812 to 0.01u
P16-23 update U6 P/N to 1E-G73NRA20-A200
P43 NC R773 for +5VRUN leakage
P64 (1)change EC23,EC24 value to NV_*
(2)change CN36 value to MS30_*
P60 mount PR98,PQ21 for +5VRUN leakage
P56 change PR80 to 102K_F for meat TV-tuner power spec
P59 change PQ3,PQ30 for better VHCORE design

0120
P37 add Q32 for wireless led always on
P38 add D20,D21 for fan reverse current to damage O5
P49 update CN6,CN5 footprint
P55 add PR446,combine PQ22A/PQ19B to PQ19(2N7002DW) for abnormal ALW_ON
P60 add PQ86 for improve reliability
P43 add C39 and change Q14 to MMBT3904 for leakage
P37 change SW2 to SSS0011700_SW-DIP3
P48 change CN9 to MOLEX6 67913-0009 for factory repair

0121
P64 change CR connector value to MS50_* for ms50 only
P39 change L8,L18 to 120R-100MHZ_0603 for current rating
P8 mount R69,R68,R66,R493,R494,NC R83,R82,R80 for disable CRT
P10 mount R547,R518,C454,NC R540,C453,D3,R548,L21,L23,C414 for disable CRT

0123
P8 change R67 value to 0_J,dummy R495,R492,R81 for CRT disable
P65 dummy R488,R489,R490,R478,R479,R80,R84 for CRT disable
P19 dummy R558 for G73M
P61 change PC188 to XSR type
P22 dummy R5,R2,R8,R7,R10,C23,C25,C24,U26,R11
P63 change R599 to 100ohm 0402 1%
P30 add PJ31 for RMC578
P61 add PC366 for reserve ;PDSB pin 4 connect to GND for preventing floating

0125
P64 change PAD3 to pad_smd283x110
P54 update PL10,PL11 footprint for cold solder issue
P63 update L54 vendor to TDK
P25 delete L37 and short for inverter fuse current rating
P60 change PQ86,PC365 value to MS50_*
P56-62 delete PUI-PJ4,PJ6-PJ27,PJ29,PJ30 and shot
P54,P56-61 add TT29-41 for power test

0207
P48 change CN32 to 1N-1010003-0000
P34 change CN10 to 2N-0022000-MK60 (shorter pin length)
P41 (1)change JSPK1 to 2N-0002002-MIT0 (shorter pin length)
(2)change JSPK2 to 2N-0003001-MIT0 (shorter pin length)
P39 add F2 for protection
P16 reserve R1405 for new G73M
P22 reserve R1406 for new G73M

0208
P38 mount R1403,dummy Q30,R1173,R1174,Q29,D21 for fix mode by customer suggestion
P50 update U42 part number to 12-88E8036-A100 for manufacture
P64 change H1,H8,H14 footprint
P59 add TT42 for power test
P63 change R599 from 100ohm to 47ohm(1R-0000470-J200)
P39 change F2 to 1M-F24V0A2-0000 (24V-0.2A 1206)
P34 reserve R1407 for Staggered zpin-uv disable by customer suggestion
P43 add C1401 by customer suggestion
P41 (1)change C220,C221 from 0.47u to 0.22u
(2)change C675,C674 from 1u to 6.8u
(3)change R1167 from 1K to 2.2K
(4)add R1408,C1399,R1409,C1400 by customer suggestion
P48 NC CN18 pin1,4 and remove R742,R743,L51,L52 by customer suggestion
P22 mount R1406
P40 change U19 to CKD9872K

0209
P56 reserve R1410 for discharge path

0210
P28 mount C363,C364,C365,C366 for EMI
P41 (1)change R225,R226 from 47K to 100K,
(2)change R227 from 2.2k to 270 ohm
P65 add EC25-EC36 for EMI
P44 add GP10 for EMI
P35 add U51,C1402 by customer suggestion
P55 change PQ19 to 17-2N7002S-PT00
P30 (1)change R745 value from MS30_24.9_F to 24.9_F
(2)dummy R1175
P48 change R215 from 1K_J to 330_J for SD card power drop

0214
P38 delete F3,F4
P64 add PL14 for cable short protection
P35 add F12,F13 for cable short protection
P45 add R1412 for hardware disable

0214_1
P38 add F4
P30 correct PQ6,PQ8 part numbers (TP610K-T1-E3) to TP0610K-T1-E3
P56 correct PQ5,PQ6 value to SI7404DN-T1-E3
P57 correct PQ37,PQ38,PQ39,PQ40 to SI7404DN-T1-E3

0215
P39,P38,P35,P64 change F2,F4-F14 size from 1206 to 0603
P60 correct PQ6,PQ81,Q8 vendor part number (TP610K-T1-E3) to TP0610K-T1-E3

0216
P39,P38,P35,P64 change F2,F4-F14 to 1M-F32VA75-F001 FUSE,Littelfuse,0467.750,32V, 0.75A

0223 SMT
P28 dummy C363,C364,C365,C366 for LVDS timing by customer
P42 change R693,R683 from 7.5K to 13.7K for Line in FS1V
P39 change F5 to 32V_1A_0603,F2 to 32V_0.5A_0603
P29-P33 update U44 part number to MHS2B01CBM_P0
P54 update PR447 to 1_F 0805,1R-0000010-F500
P39,P38,P35,P64 change F2,F4-F14 to 1M-F32V0A5-F000 FUSE Littelfuse,0467.500,32V, 0.5A

History REV 1.00 (2006/03/02)

MP
P48 change CN32 to Yamaichi_UCS010_2005_1 for vendor shortage

0303
P41 (1)change C675,C674 to 1C-2B70225-M000 for 6.8u 6.3V_M shortage
(2)add C1403,C1404(1C-2B70475-K201) for 6.8u 6.3V_M shortage
P39 remove TB6,TB7 for manufacture test issue

0311
P39 change F2 to 32V_1A_0603 for current rating
P41,43 change Q9,Q13,Q28 from 17-MMBT390-6000 to 17-MMBT390-6000
P57 change PR165 to 1K_F,PC30 to 2.2uF,16V for adjusting ID05V power on/off sequence

