



# H61H2-M2

Rev : 1.0

ECS CONFIDENTIAL

## TABLE OF CONTENTS

Page	Index	Page	Index
1	Cover Page	26	PCIE LAN AR8151-B/AR8152-B
2	Block Diagram	27	Power Delivery
3	CPU - DMI/FDI/PEG	28	Power Sequence, Reset Diagram
4	CPU - MISC	29	Clock Distribution
5	CPU - DDR3		
6	CPU - PWR/GND		
7	DDR3 - CH_A_DIMM1		
8	DDR3 - CH_B_DIMM3		
9	VCore & VAXG-RT8859M		
10	VCore & VAXG- RT9612		
11	DC/DC CPUVTT-RT8121 / VCCSA		
12	DC/DC VDIMM/DDR_VTT/5VDUAL		
13	Front Panel,FAN,PowerConn,GND,104		
14	PCH - DMI/PCI/PE/USB		
15	PCH - SATA / CLK		
16	PCH - MISC, Strap Function		
17	PCH - DP/VGA/FDI		
18	PCH - PWR		
19	PCH - GND		
20	Slot - PCI-EX16/PCI-EX1		
21	DVI&HDMI&COM&PS2		
22	USB/SATA/SPI		
23	SIO-IT8758E		
24	AUDIO VT1705/ALC662(CHIP)		
25	AUDIO VT1705/ALC662(PANEL)		

## REVISION HISTORY:

Rev	Date	Notes
V.A	2010/09/23	Change from H67H2-M3 1. Audio change to vt1705 2. Super IO change to IT8758E 3. VCORE PWM change to RT8859M 4. V_CPUVTT PWM change to RT8121 5. LAN change to AR8151-B & AR8152-B 6. Del PCI function 7. Del USB3.0 function 8. Del SATA 6G 9. Del Easy Charge Circuit of F_USB1
V.1.0	2010/12/03	1. PSON- Pull High 從5VSB改為3VSB_IO 2. Del EC33 1000U-6.3DL-O 3. Change EC35 from (1000U-6.3DL) to (820U-2.5D6-OS) 4. Del EC24 100U-16DE-O 5. 更改DDR3 SOCKET 顏色為兩根都灰色 6. 更改BATTERY SOCKET換成非架高料 7. 更改POWER CONN. 24pin 換成半透明STD料 8. 更改F_USB1改成和F_USB2為相同的顏色 9. VT1705更改為VT1705CE 10. SATA0GP、SATA1GP、SATA2GP、SATA3GP、SATA4GP、SATA5GP 增加Pull High & Low線路


### NOTE:

Design by 428971\_428971\_Sugar\_Bay\_and\_BromolowWS\_PDG\_Rev\_0\_8.pdf,  
428880\_428880\_Cougar\_Point\_Desktop\_Ballout\_Mech\_Package\_Rev1p0.zip

		Elitegroup Computer Systems	
Title		Cover Page	
Size	Document Number	Rev	
Custom	H61H2-M2	1.0	
Date:	Monday, December 06, 2010	Sheet	1 of 29

### PCH-GPIO function



Pin Name	Power Well	Usage	Default Status
GPI071	VCC3		GPI
GPI022	VCC3		GPI
GPI038	VCC3		GPI
GPI039	VCC3		GPI
GPI048	VCC3		GPI
GPI021	VCC3		GPI
GPI036	VCC3		GPI
GPI037	VCC3		GPI
GPI016	VCC3	Reserve for TPM	GPI
GPI049	VCC3	Reserve for TPM	GPI
GPI00	VCC3	F_AUDIO Detect	GPI
GPI033	VCC3	ME Enable/Disable	GPO
GPI034	VCC3	pull-up	GPI
GPI013	3VSB	PME	GPI
GPI024	3VSB	SKTOCC	GPO
GPI057	3VSB	Board ID(CRB_0.7)	GPI
GPI061	3VSB	TPM_LPCPD	GPI



**DDR3**  
1333MHz/1066MHz  
Total Max 8GB

### SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP16	VCC3	BEEP	
GP23		Power LED	
GP22		Power LED	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	



11-018-115021 CPU SMD SOCKET  
SOCKET.CPU.LGA 1155P SMD.BLACK.PE115527-4041-01F.  
LEAD-FREE.FOXCONN

20-800-004711 CPU SOCKET STEEL  
SUBASSY\_STEEL.LGA 1155P.W/  
BACK.Plate.PT44A11-6401.LEAD-FREE.(RoHS).FOXCONN

01D201-000060 PCH E80



**ECS Elitegroup Computer Systems**

Title: **CPU - DMI/FDI/PEG**

Size: Document Number **H61H2-M2** Rev **1.0**

Customer: **H61H2-M2**

Date: Monday, December 06, 2010 Sheet 3 of 29




CFG	H	L	DESCRIPTION
0	reserved	reserved	reserved
1	reserved	reserved	reserved
2	NORMAL	REVERSE	PEGLANE REVERSAL[0], X16
3	reserved	reserved	reserved
4	reserved	reserved	reserved
5	*	*	PECFGSEL[0]
6	*	*	PECFGSEL[1]
7	reserved	reserved	reserved
8	reserved	reserved	reserved
9	reserved	reserved	reserved
10	reserved	reserved	reserved
11	reserved	reserved	reserved
12	reserved	reserved	reserved
13	reserved	reserved	reserved
14	reserved	reserved	reserved
15	reserved	reserved	reserved


CFG[0..17] HAVE INTERNAL PULL-UPS

PCIE CONFIG	SELO	SEL1
1 X 16	1	1
2 X 8	0	1

CFG[5:6]:  
 01=DEFAULT X16,  
 01=2X8,  
 10=RESERVED,  
 00=X8,X4,X4





change test point for internal PU Jack05/25




CPU0  
 BALLMAP\_REV=1.4

5 OF 10




EDS P68/132 has internal PU Jack05/25



DMI/FDI termination voltage:  
 DC coupled: TX/RX to VCC ISF sampled high  
 DC coupled: TX/RX to VSS IF sampled low  
 AC COUPLED: TX set to VCC/2, RX set to VSS regardless of this strap

Power Down Sequencing Circuit



20100927  
 Del By Andy lu

**ECS Elitegroup Computer Systems**



Title: **CPU - MISC**

Size: Document Number **H61H2-M2** Rev **1.0**

Customer: **H61H2-M2**

Date: Monday, December 06, 2010 Sheet 4 of 29





20100929 Change By Andy lu  
 20101014 Add By Andy lu  
 20101014 Add By Andy lu  
 20100929 Change By Andy lu



**Elitegroup Computer Systems**

File: **CPU - PWR**

Size: Document Number **H61H2-M2** Rev **1.0**


Custom: Date: Friday, December 03, 2010 Sheet 6 of 29





Del DIMM1 for always populate DIMM2 first Jack 05/13

The processor memory controller does not have any DDR3 Data Mask (DM) signals for either channel. As a result the DM[8:0] pins of each DDR3 DIMM connector must be tied directly to GND.







### CHANNEL B DIMMs

0.75V  
MAX 1A

1.5V  
MAX 15A  
S3 1.0A

CH_B	SA1	SA0
DIMM1	H	H







Del DIMM3 for always populate DIMM4 first Jack 05/13





### External Connection



Rooffset 1K 16 levels for FB mode trigger OVP Jack 08/10





	RT8859A	RT8859M
Sa	RT8859A	RT8859M
Sb	X	V
Sc	402-1-04	1K-1-04

change 1K for OVP



Title	DC/DC VCORE/VXG RT8859M		
Size	Document Number	H61H2-M2	Rev 1.0
Custom			
Date:	Monday, December 06, 2010	Sheet	9 of 29


### External Connection



**Elitegroup Computer Systems**  
 Title: **DC/DC VCORE/VAXG RT9612**  
 Size Custom Document Number: **H61H2-M2** Rev **1.0**  
 Date: Monday, December 06, 2010 Sheet 10 of 29




20100924  
Change By Andy lu  
From 3VSB to 5VSB



**DIMM\_5VDUAL**

reserve for LG\_DIMM refer to VCC Jack 06/22



1.5V@TDC 20A, MAX 25A

**DDR3**



20101203  
Change By Andy lu

20101203  
Add By Andy lu  
For Down Voltage of DIMM




Refer to page28

Sd

**3VSB\_IO**



**For Non-AMT**



USB3.0 W/S3 ADJ1085-S 02-349-085810 (TO-252)  
USB3.0 W/O S3 ADJ1086-S 02-347-086760 (SOT-223)


**Elitegroup Computer Systems**

Title: **DC/DC VDIMM/DDR\_VTT/5VDUAL**



Size Custom: Document Number **H61H2-M2** Rev **1.0**

Date: Tuesday, December 14, 2010 Sheet 12 of 29

### External Connection




### FRONT PANEL






S0	S1	S3	S4	S5
G_LED1	L	B	B	L
G_LED2	H	H	L	L
G	GB	YB	IOFF	OFF

B: Blinking







### POWER CONNECTOR

#### External Connection




### FAN


#### External Connection



PCB



PCB STACK: L1:TOP  
L2:PWR  
L3:GND  
L4:BOTTOM



20-120-011476  
5series PN:20-120-010851

CLR\_CMOS(1-2)



BT(104)



Y1(wire)




SMD 64M


CR2032



Title	Front Panel,FAN,PowerConn,GND,104		
Size Custom	Document Number	H61H2-M2	Rev 1.0
Date:	Thursday, December 09, 2010	Sheet 13	of 29



20100910  
Add By Andy lu  
For Test Point




GNT[0..3]#  
GPIO19  
have been internal pull high to +VCC3

Boot Device Select:

BOOT DEVICE	GNT1_L	GPIO19
LPC	0	0
PCI	1	0
SPI	1	1

\*

PCIEx1\_A



PCIEx1\_B




LAN





For H61:PCIe 7/8 is disable....From intel Jasmine

- GPIO19:  
Boot Device Select Strap.
- GNT0\_L:  
No More Information in EDS V0.7
- GNT1\_L:  
Boot Device Select Strap.
- GNT2\_L:  
ESI Strap ( Server Only),  
DONT Pull Low in Desktop.
- GNT3\_L:  
Top-Block Swap Override Mode,  
When Sampled Low.




20100921  
Del By Andy lu  
For PCI Bridge

20100921  
Del By Andy lu  
For USB3.0



20100929  
Change By Andy lu



20100921  
Changed By Andy lu  
For USB

20100929  
Change By Andy lu

20100929  
Change By Andy lu

20100929  
Change By Andy lu

20100929  
Change By Andy lu

20100929  
Change By Andy lu

20100929  
Change By Andy lu

20100929  
Change By Andy lu


20100929  
Change By Andy lu

20100929  
Change By Andy lu



20100929  
Change By Andy lu




For H61:SATA port2/3 is disable...From 440377 file  
**ONLY SATA PORT0 & PORT1 SUPPORT SATA3.0,  
 ALSO SUPPORT SATA2.0, SATA1.0.**




PDG 0.7 33 Ω ± 5% for Single-End (except PCI Clocks)  
 <23> SIO48M





8 of 12


















Clock Mode	CLK GEN. IDT CV184 Circuit.	CKa
Integrated Clock Mode	X	V
Buffer Through Mode	V	X



3 OF 12



Title		<b>PCH - SATA / CLK</b>	
Size	Document Number	<b>H61H2-M2</b>	
Custom			Rev <b>1.0</b>
Date:	Thursday, December 09, 2010	Sheet	15 of 29



When Deep Sleep not implemented:  
 1. PCH\_GP30, PCH\_GP27 need to be Pull Up.  
 2. VCC3DV3\_3 should to be connected to +3VSB.  
 3. SLP\_SUS\_L, SUSACK\_L left unconnected.  
 4. SUSWARN\_L may be used as GPIO30.(Reference to 1.)

20100929  
 Short By Andy lu


**Elitegroup Computer Systems**

Title: **PCH - MISC, Strap Function**








Size: Document Number **H61H2-M2** Rev **1.0**


Customer: **H61H2-M2**

Date: Monday, December 06, 2010 Sheet 16 of 29




091222 Update!  
 Terminating unused DC NAND interface:  
 If not implemented, the dual channel NAND interface signals, including NV\_RCOMP, can be left as No Connect.  
 Note:  
 VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.  
 100120 Update!  
 428880\_428880\_Cougar\_Point\_Desktop\_Ballout\_Mech\_Package\_Rev1p0.zip:  
 Renamed NV\_WE#\_CK[0:1], NV\_RE#\_WRB[0:1], NV\_RCOMP, NV\_RB#, NV\_DQ9 / NV\_IO[0:15], NV\_DQS[0:1], NV\_CE#[0:3], and NV\_ALE to Reserved(RSVD).  
 Renamed NV\_CLE to DF\_TV5.






**Elitegroup Computer Systems**

Title			<b>PCH - PWR</b>
Size	Document Number	<b>H61H2-M2</b>	
Custom			Rev <b>1.0</b>
Date:	Friday, December 03, 2010	Sheet	18 of 29



PCHL  
U1CPT







12 of 12



PCHK  
U1CPT

11 of 12

PCI-E X16 Slot SPEC.:  
 +VCC3/S0/3A  
 +V12/S0/5.5A  
 +3VSB/0.375A






**Elitegroup Computer Systems**

Title: Slot - PCI-EX16/PCI-EX1

Size: Document Number H61H2-M2 Rev 1.0

Date: Monday, December 06, 2010 Sheet 20 of 29











**DVI**



**HDMI**












**Elitegroup Computer Systems**






Title: **DVI&HDMI CONN&COM&PS2**

Size: Custom Document Number: **H61H2-M2** Rev: **1.0**

Date: Tuesday, December 14, 2010 Sheet 21 of 29



### External Connection





### IT8758 Power On Strapping Options

(PIN 60) SOUT- R95 1 2 4.7K-04 VCC3

(PIN 23) Pull high in SB Page


PIN NO.	Symbol	Value	Description
PIN 60	FAN_CTL_SEL	11	The default value of EC Index 63h/6Bh/73h is 80h (50%)
SOUT-		10	The default value of EC Index 63h/6Bh/73h is FFh(Fan off)
PIN 23	GA20	01	The default value of EC Index 63h/6Bh/73h is 00h(Fan full speed)
GA20		00	The default value of EC Index 63h/6Bh/73h is 40h




**Elitegroup Computer Systems**

Title: SIO-IT8758E  
 Size: Document Number H61H2-M2  
 Date: Thursday, December 09, 2010 Sheet 23 of 29 Rev 1.0

### External Connection



\* VCC1.5 can remove for non-Intel G4X platform




### BOM Difference

Location	ALC662	VT1705	VT1705CE
Ca	ALC662-VC-GRS	VT1705	VT1705CE
Cb	20K-1-04	5.1K-1-04	5.1K-1-04
Cc	V	X	X
Cd	2.2K-04	3.3K-04	3.3K-04
Ce	75-04	75-04	75-04
Cf	X	X	V
Cg	X	X	V
Ch	V	V	X

When you change BOM, remember change GPI to inform BIOS use different Verb-Table.

沒用到可直接短路到VCC3  
 For Intel G4X HDMI support : 1.5V (pin1-2)  
 For Normal link : 3.3V (pin2-3)



20100929  
 Change By Andy lu

**Elitegroup Computer Systems**




Title		<b>AUDIO VT1705/ALC662 (CHIP)</b>	
Size	Document Number	<b>H61H2-M2</b>	
Custom			Rev <b>1.0</b>
Date:	Friday, December 10, 2010	Sheet	24 of 29

### External Connection


<16> FP\_AUD\_DETECT ← HDPANEL\_DETECT

\* HDPANEL\_DETECT connect to SIO or SB GPIO for AC97 Panel support


### REAR-AUDIO Non re-tasking for rear panel














### SPDIF-OUT






# External Connection



新手提醒: LAN\_HSOP/N請接到SB的PCIE RX端 LAN\_HSIP/N請接到SB的PCIE TX端 LAN\_HSIP/N在SB的PCIE TX端要記得放AC coupling cap




**HW Strapping**  
 LED0 : 0 -> OC disable  
 1 -> OC enable  
 LED1 : 0 -> VDDCT\_REG enable  
 1 -> VDDCT\_REG disable



## BOM Difference

	AR8151-B 1000M	AR8152-B 10/100M	AR8161-B 1000M
Ca	AR8151-B	AR8152-B	AR8161-B
Cb	V	X	X
Cc	USBX2-LAN-1000	USBX2-LAN-100	USBX2-LAN-1000
Cd	X	V	X
Ce	0-04	.01U-25VX-04	0-04
Cf	V	X	V
Cg	V	X	X
Ch	X	V	X
Ci	V	V	X
Cj	V	X	V
Ck	V	X	X
Cl	X	X	V
Cm	V	V	X
Cn	V	V	X



**Elitegroup Computer Systems**


Title: **AR8151-B / AR8152-B**

Size: Document Number **H61H2-M2** Rev **1.0**

Customer: \_\_\_\_\_

Date: Tuesday, December 14, 2010 Sheet 26 of 29





ATX P/S WITH 1A STBY CURRENT				
5VSB	5V	3.3V	12V	-12V
+/-5%	+/-5%	+/-5%	+/-5%	+/-5%

ATX4P
12V
+/-5%

Switching RT8859A	4 phases	V <sub>core</sub> : 0.65-1.3V	11.2A <sub>max</sub>
		V <sub>aux</sub> : 0.65-1.3V	35A <sub>max</sub>

Switching RT8121	1 phase	V <sub>CPU_VTT</sub> : 1.05V	1.7A <sub>max</sub>
------------------	---------	------------------------------	---------------------

Linear OP358	V <sub>SA</sub> : 0.925V(0.85V)	8.8A <sub>max</sub>
--------------	---------------------------------	---------------------

Switching RT8105	V <sub>DIMM</sub> : 1.5V	28.5A <sub>max</sub>
------------------	--------------------------	----------------------

DDR3 DIMM (4) 1333MHz	
V <sub>DDQ</sub>	15A <sub>S0</sub> 1.0A <sub>S3</sub>
V <sub>SM_VTT</sub>	1.0A <sub>S0</sub>
DDR_VTT: 0.75V	

LDO APL5336
-------------

Linear OP358	PCH_CORE: 1.05V	6.2A <sub>max</sub>
--------------	-----------------	---------------------

Intel Sandy Bridge CPU		
V <sub>CCP</sub>	V <sub>TD</sub> 0.25-1.52V	85A(95W)
V <sub>AXG</sub>	V <sub>TD</sub> 0.25-1.52V	25A
V <sub>TT</sub>	1.05V(1V)	8.5A
V <sub>CC_SA</sub>	0.925V(0.85V)	8.8A
V <sub>CCPLL</sub>	1.8V	1A
V <sub>DDQ</sub>	1.5V	4.5A

Intel Cougar Point (TDP 5.5W)		
V <sub>PROC_IO</sub>	1.05V	1mA
V <sub>ccDMI</sub>	1.05V	0.057A
V <sub>ccCORE</sub>	1.05V	1.6A
V <sub>ccIO</sub>	1.05V	4.07A
V <sub>ccADPLLA</sub>	1.05V	0.1A
V <sub>ccADPLLB</sub>	1.05V	0.1A
V <sub>ccCLKDMI</sub>	1.05V	0.02A
V <sub>ccSSC</sub>	1.05V	0.105A
V <sub>ccDIFFCLKN</sub>	1.05V	0.055A
V <sub>ccASW(ME)</sub>	1.05V	1.61A
V <sub>ccDFTERM</sub>	1.8V	0.2A
V <sub>ccVRM</sub>	1.8V	0.159A
V <sub>cc3_3</sub>	3.3V	0.409A
V <sub>ccADAC</sub>	3.3V	0.068A
V <sub>ccSPI</sub>	3.3V	0.02A
V <sub>ccDSW3_3</sub>	3.3V	0.003A
V <sub>ccSUS3_3</sub>	3.3V	0.097A
V <sub>ccSUSHDA</sub>	3.3V	0.01A
V <sub>ccRTC</sub>	3.3V	6uA(G3)
V <sub>5REF</sub>	5V	1mA
V <sub>5REF_SUS</sub>	5V	1mA

Linear LM324	V <sub>SFR</sub> : 1.8V	1.6A <sub>max</sub>
--------------	-------------------------	---------------------

Non AMT:  
V<sub>ccASW(ME)</sub> short to V<sub>IP05\_PCH</sub>

Not support DSW mode:  
V<sub>ccDSW</sub> short to 3VSB

Extrenal from V<sub>IP05\_PCH</sub>

X16 PCIe Slot per	
3.3V	3A(S0)
12V	5.5A(S0)
3.3V <sub>Vaux</sub>	0.375A
Total 1 Slot	

X1 PCIe Slot per	
3.3V	3A(S0)
12V	0.5A(S0)
3.3V <sub>Vaux</sub>	0.375A
Total 2 Slots	

PCI Slot per	
5V	5A(S0)
12V	0.5A(S0)
3.3V <sub>Vaux</sub>	0.375A
3.3V	7.6A(S0)
Total 1 Slot	

USB X4 Header		
V <sub>DD</sub>	3V	0.5A
V <sub>5Dual</sub>	5V	2.0A
2.0A		

USB X4 IO	
V <sub>DD</sub>	3V
V <sub>5Dual</sub>	5V
2.0A	

USB3.0	
V <sub>DD</sub>	3V
V <sub>5Dual</sub>	5V
2A	

3VDUAL P/N MOS	V <sub>CC3</sub>	3VSB
----------------	------------------	------

5VDUAL Switch IC UP7536	V <sub>CC</sub>	5VSB
-------------------------	-----------------	------

NEC_D720200		
V <sub>DD3P3</sub>	3.3V	TBD
V <sub>DD1P05</sub>	1V	TBD
CTRL1P0 internal LVR Output		

SUPER I/O IT8721		
3VSB	3.3V	TBD
V <sub>CC3</sub>	3.3V	TBD
BAT 3.3V	3.3V	TBD

AUDIO ALC892		
DV <sub>DD</sub> 3.3V	3.3V	23mA
AV <sub>DD</sub>	5V	38mA

Fans
12V_200mA

SPI
V <sub>CC3_30mA</sub>


CRT
V <sub>CC_1A fuse</sub>

HDMI/DP
V <sub>CC3_0.5A fuse x 2</sub>

HDMI L.S.
V <sub>CC3_180mA</sub>

Flash/NVM
V <sub>CC3_0.3A</sub>
1.8V_0.1A





**NOTE:**

Sugar Bay Platform has two clock mode:  
 1. Integrated Clock Mode (Generate by PCH)  
 2. Buffer Through Mode (Generate by Clock Gen.)  
 If we choose Integrated Clock Mode, we should unstuff Clock Gen. circuit.  
 Please refer to  
 Page.12 PCH - DMI/PCI/PE/USB for CLK IN PD  
 Page.13 PCH - SATA, SATA CONN for CLK IN PD  
 Page.14 PCH - MISC, F/W Strap  
 Page.15 PCH - CLK IO, CKG - CV184 for Option

