



Z06 SYSTEM BLOCK DIAGRAM

BOM MARK

IV@: INT VGA
EV@: STUFF FOR EXT VGA
SP@: STUFF FOR UMA or VGA




Clock Generator




CPU Clock select

Pin 10/57/62 : For Pin CPU frequency selection



BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz



Strap table

Pin 1 : CLKREQ_A# Control SRC_0 & SRC_2


Pin 3 : CLKREQ_B# Control LCDCLK & SRC_4

Reserve overclocking


Add REV:C

Pin 6 : For Pin 13/14 and 17/18 selection
 0 = LCDCLK & DOT96 for internal graphic controller support
 1 = 27M & 27M_SS & SRC_0 for external graphic controller support


Pin 7 : For Pin 46/47 selection
1 = CPU_I^TP
0 = SRC_8



Thermal Trip




Processor hot




CPU 1/2

CPU Thermal DBR monitor





XDP PU/ID





Quanta Computer Inc.
PROJECT : Z06
CPU Host Bus

Size	Document Number	Rev
		1A

Date: Thursday, March 12, 2009 Sheet 3 of 39



Layout Note:
Place these parts
reference to Intel demo
board.



CPU 2/2


Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0
stuff 22U*34, NC 22U*2
stuff 330U*2, NC330U*2



Quanta Computer Inc.
PROJECT : Z06


Size	Document Number	CPU Power	Rev 1A
Date: Thursday, March 12, 2009	Sheet 4 of 39		

U25	QCI P/N
Intel Cantiga GM45-B3	AJSLB940T04
Intel Cantiga PM45-B3	AJSLB970T06
Intel Cantiga GL40-A1	AJSLGGM0T04




0.3125*VCCP
WIDE(10):SPACING(20) ,
L<0.5"

Layout Note:
WIDE(10):SPACING(20) ,
L<0.5"



2/3*VCCP
WIDE(10):SPACING(20) ,
L<0.5"



GMCH (CANTIGA)


Dr-Bios.com

 Quanta Computer Inc. PROJECT : Z06		Rev
		1A
Size	Document Number	
GMCH HOST		
Date:	Thursday, March 12, 2009	Sheet 5 of 39



Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000= FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal. (Default) 1 = Lanes Reverse
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

Strap pin




Modify REV:C




NB Thermal trip pin
No use Thermal trip NB side can
NC.(NB has ODT)



PM_DPRSTP#
The Daisy chain topology should
be routed from ICH9M to IMVP ,
then to (G)MCH and CPU, in that
order.




NOTE:
If (G)MCH's HD Audio signals are connected to ICH9M for IHDMI, VCCHDA and VCCSUSHDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.



INTEL FAE Suggest PD for Ext graphics



NB Thermaltrip



Check list note : CL_VREF=0.35V


DDPC_CTRL for HDMI port C |
SDVO_CTRL for HDMI port B |

<Checklist ver0.8>
If TSATN# is not used, then it must be terminated with a 56- pull-up resistor to VCCP.

<Pin out check issue>
Cantiga EDS 0.7 change Ball B12 to TSATN# from TSATN

SP@




If LVDS no use, all signal can NC





CRTIREF pull down
for IV cantiga 1.02k



+1.05V



Can support reversal routing. If CFG9=1, PCI Express is normal operation. If CFG9=0, then PEG_TXP0 becomes PEG_TXP15, PEG_TXP1 becomes PEG_TXP14, PEG_TXP2 becomes PEG_TXP13, etc. similarly for PEG_RXP[15:0] and PEG_RXN[15:0]



<5/31>Montevina Schematics Checklist Rev0 8

<5/31>Montevina_Schematics_Checklist_Rev0_8

a)For TVOUT Disabled, TV_DCONSEL[1:0] Connect to GND. But design guide Rev0.7 show NC.What is correct.

b)For CRT DAC Disable, CRT_DDC_CLK, CRT_DDC_DATA , CRT_HSYNC, CRT_VSYNCThese signals should be connected to GND. But design guide Rev0.7 show NC, Intel suggest follow Design guide.

For EV@

Port	Impedance
CRT R/G/B	0ohm to GND
CRTIREF	0ohm to GND
CRT R/G/B	150ohm to GND
CRTIREF	1.02Kohm to GND

For IV@

Port	Impedance
CRT R/G/B	0ohm to GND
CRTIREF	0ohm to GND
CRT R/G/B	150ohm to GND
CRTIREF	1.02Kohm to GND

For IV: 1.02Kohm
For EV:0ohm



CRT_R/G/B
For IV: 150c
For EV: 0ph



Quanta Computer Inc.

PROJECT : Z06





GMCH VGA

Size	Document Number
------	-----------------

Date: Thursday, March 12, 2009

Sheet 7 of 39

Rev
1A



GM	TDP	10.5~12W
GS	TDP	7~8W
PM	TDP	7W

```


| Intel check list(Rev 0.8)
| No description for VCC_SM bulk CAP
| Intel CRB(Rev 0.7)
| 330U*1 Reserve near to power
| 330U*1 near to NB

```

```

Intel check list(Rev 0.8)
270U*1 near to power(+V1.05M).
270U*2 near to NB
Intel CRB(Rev 0.7)
270U*3 near to power(+V1.05M).
270U*1 near to NB
ESR=12m ohm

```



1. Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially
2. VCC_AXG_SENSE PU to +VGFX_CORE_INT with 10ohm and VSS_AXG_SENSE PD with 10ohm for Intel suggest

NB Power Status and max current table(1/3)


POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC(EXT_VGA)	0	X	X	+1.05V	2178mA	
VCC(INT_VGA)	0	X	X	+1.05V	2899mA	
VCC_AXG	0	X	X	+1.05V	8700mA	Graphics Core
VCC_SM(800)	0	0	X	+1.8VSUS	3A	(DDR1-667) 2.6A
VCC_SM(Standby)	0	0	X	+1.8VSUS	1mA	Self Refresh during S3

(See NB EDS Rev:1.0 Section 10.1 for max current)

(See NB EDS Rev:1.0 Section 12.2 for DC voltage)

Power consumption reference to Intel
Cantiga chipset EDS Volume1, Section 10



IV@
EV@
SP@





External Graphics
(GMCH Integrated Graphics Disable)


VCCSYNC_CRT	GND
VCCA_CRT_DAC	GND
VCCD_LVDS	GND
VCC_TX_LVDS	GND
VCCA_LVDS	GND
VCCA_TV_DAC	GND
VCCD_QDAC	N/A
VCCA_DAC_BG	GND
VCC_AXG	GND
VCC_AXG_NCTF	GND

Power Net Name	Cantiga(V)
VCC_AXG_#	1.05V
VCC_AXG_NCTF_#	
VCCA_PEG_BG	1.5V
VCCA_DPLLA	1.05V
VCCA_DPLLB	1.05V
VCCA_SM_#	1.05V
VCCA_HPLL	1.05V
VCCA_MPLL	1.05V
VCCA_SM_CK_#	1.05V
VCCA_PEG_PLL	1.05V
VCC_AXF_#	1.05V
VCCD_HPLL	1.05V
VCCD_PEG_PLL	1.05V










South Bridge Strap Pin (1/3)					
Pin Name	Strap description	Sampled	Configuration		PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect		This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU		
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOOUT	Description
HDA_SDOOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4)	PWROK	0	0	RSVD
			0	1	Enter XOR Chain
			1	0	Normal operation(Default)
			1	1	Set PCIe port config bit 1






Pin Name	Strap description	Sampled	Configuration			PUI/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	



South Bridge Strap Pin (3/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R316 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R554 *1K 4




Quanta Computer Inc.
PROJECT : Z06

Size Document Number ICH9M GPIO Rev 1A


Date: Thursday, March 12, 2009 Sheet 14 of 39




DDR2 SO-DIMM SOCKET




DDR2 TERMINATOR




TERMINATOR DECOUPLING CAPACITOR




CLOSE SO-DIMM SOCKET CAPACITORS










U23B
EV@N10M-GE1-B-U2/H

MEMORY I/F A












(19,22,34) +1.8V
(17,19,35) +VGA1.1V






U23C
EV@N10M-GE1-B-U2/H

MEMORY I/F B




NB10M_GE1: FB_CAL_PD_VDDQ=30.1ohm; FB_CAL_PU_GND=30.1ohm
NB10M_GS1: FB_CAL_PD_VDDQ=30.1ohm; FB_CAL_PU_GND=36.5ohm






Delete VGA thermal circuit



VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	N10M (500MHz)	QCI PIN
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix		
0110	DDR2 32Mx16x8, 128bit, 512MB	Qimonda		
0101	DDR2 32Mx16x8, 128bit, 512MB	Nanya/Elpida		
0100	DDR2 32Mx16x8, 128bit, 512MB			
0000	DDR2 64Mx16x8, 128bit, 1GB	Hynix	HSP1G63EER-20L	AKDSL-G-TW02
0001	DDR2 64Mx16x8, 128bit, 1GB	Samsung	K4N1G164QE-HC20	AKDSL-G-T510
0010	DDR2 64Mx16x8, 128bit, 1GB	Qimonda		



(2,3,6,7,10,12,13,14,15,16,17,19,23,24,25,26,27,29,31,33,35,36)

NB9P-GS (G96) Straps NB9M-GE (G98) Straps GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL

SEE Datasheet for details on G9x Straps!

Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]


1111
0010
XXXX
XXXX
0001
1111

PCI_DEVID: STRAP2 R489


NB9M-GE 0x06E 8 1000
NB9M-GE 0x06E 9 1001
NB9P-GE2 0x064 8 1000
NB9P-GS 0x064 9 1001
N10P-GE1 0x065 2 0010
N10M-GE1 0x06E C 1100 default


CS33572FB13 RES CHIP 35.7K 1/16W +-1%(0402)

NVVDD Decoupling



U23G
EV@N10M-GE1-B-U2/H







256Mb : AKD5JGAT^05
512Mb : AKD59G-T^01

VMA		VREF		VMA	
VMA DQ57	B1	UDQ7			
VMA DQ62	B9	UDQ6			
VMA DQ59	D9	UDQ5			
VMA DQ61	D1	UDQ4			
VMA DQ63	D3	UDQ3	VDD1	A1	
VMA DQ60	D7	UDQ2	VDD2	E1	
VMA DQ58	C2	UDQ1	VDD3	F1	
VMA DQ58	C8	UDQ0	VDD4	M1	
VMA DQ46	F9	LDQ7	VDD5	R1	+1.8V
VMA DQ43	F1	LDQ6		A9	
VMA DQ40	H9	LDQ5	VDDQ1	C1	
VMA DQ40	H1	LDQ4	VDDQ2	C3	
VMA DQ41	H3	LDQ3	VDDQ3	C7	
VMA DQ47	H7	LDQ2	VDDQ4	C9	
VMA DQ45	G2	LDQ1	VDDQ5	G1	
VMA DQ44	G8	LDQ0	VDDQ6	G3	
			VDDQ7	G7	
VMA DM7	B3	UDM	VDDQ8	G9	
VMA DM5	F3	LDM	VDDQ9		
			VDDQ10	G9	
VMA WDQ57	B7	UDQ5			
VMA RQD57	A8	LDQ5			
VMA WDQ58	F7	UDQ6			
VMA RQD58	E8	LDQ6	VDDL	J1	
VMA CLK1	J8	CK	NC1	A2	
VMA CLK1#	K8	CK	NC2	E2	
VMA BA2	L1	BA2		B3	
VMA BA1	L3	BA1	NC4	B7	
VMA BA0	L2	BA0	NC5	B8	
			NC6	X	
VMA MA12	R2	A12		A3	
VMA MA11	P7	A11		E3	
VMA MA9	M2	A10	VSS1	I3	
VMA MA8	P3	A9	VSS2	J3	
VMA MA7	P7	A8	VSS3	N1	
VMA MA6	N2	A7	VSS4	P9	
		A6	VSS5		
VMA MASH	N3	A5		A7	
VMA MA4H	N8	A4	VSSQ1	B2	
VMA MA3H	N2	A3	VSSQ2	B2	
VMA MA2H	M7	A2	VSSQ3	D8	
VMA MA1	M3	A1	VSSQ4	D8	
		A0	VSSQ5	D8	
			VSSQ6	E7	
VMA ODT	K9	ODT	VSSQ7	F2	
VMA CKE	K2	CKE	VSSQ8	H8	
VMA CS0#	L8	C#	VSSQ9		
VMA WE#	K3	WE	VSSQ10	H8	
VMA RAS#	K7	RAS			
VMA CAS#	L7	CAS	VSSDL	J7	


SATA HDD




ODD (SATA)




LED



FAN



TP CONN




Quanta Computer Inc.


PROJECT : Z06

Size	Document Number	Rev
	HDD/ODD/LED/SW/TP/FAN/MMB	2A
Date:	Thursday, March 12, 2009	Sheet 24 of 39


MINI-CARD





Bluetooth




INT. USB




EXT. USB




Codec CX20561-15Z (QFN)




AMP Power




MDC




SPEAKER




ESD




CODER Power





INT MIC.




Speaker Amplifier




LINE OUT/SPDIF



MIC



MUTE






Quanta Computer Inc.

PROJECT : Z86

Size	Document Number	Rev
	CODEC/AMP/MDC	2A

Date: Thursday, March 12, 2009

Sheet 26 of 39







Quanta Computer Inc.
PROJECT : Z06

Size	Document Number	Rev
	CARD READER RTS5159	2A

























Date: Thursday, March 12, 2009 Sheet 28 of 39





VTT 1.05V



Dr-Bios.com





Dr-Bios.com

