



ZHN SHB ULT SYSTEM BLOCK DIAGRAM


01






Dr-Bios

Haswell ULT (DDR3L)



3 OF 19

Haswell Processor (DDR3L)



4 OF 19

03

Dr-Bios.com

Quanta Computer Inc.
PROJECT : ZHN


Size	Document Number	Rev
	Haswell 2/5 (DDR3 I/F)	3B
Date:	Monday, August 26, 2013	Sheet 3 of 39

Haswell ULT (SIDE BAND)


H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4~6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1~11.25 inches


CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches




DRAM COMP




XDP PU/PD



PU/PD of CPU



DRAMRST




Quanta Computer Inc.

PROJECT : ZHN


Size	Document Number	Rev
	Haswell 3/5 (SideBand)	3B
Date:	Monday, August 26, 2013	Sheet 4 of 39

Dr-Bios.com

05

12 OF 19

Quanta Computer Inc.
PROJECT : ZHN



Processor Strapping

	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	CFG0 R417 *1K 4
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	CFG1 R423 *1K 4
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	CFG3 R409 *1K 4
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	CFG8 R403 *1K 4
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	CFG9 R394 *1K 4
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	CFG10 R56 *1K 4



Quanta Computer Inc.
PROJECT : ZHN


Size	Document Number	Rev
	Haswell 5/5 (CFG/GND)	3B
Date:	Monday, August 26, 2013	Sheet 6 of 39


07




Non Deep Sx

4/22 modify, default is bypass PLTRST#






Haswell ULT PCH (CLOCK)

10



20130507 Add R1014 for PU DEVSLP0.


PP3300 PCH



20130613 change R331,R332 to 4.7K.




4/22 modify



GPI027 : If not used then use
8.2-k Ω to 10-k Ω pull-down to GND.
5/31 Reserve R16 and R575 to PU.

[19,26,35] PP3300_WLAN_EN 5
WLAN_WAKE_L Q 3 4 WLAN_WAKE_L [21]
[21,26] PP3300_LTE_EN 2
LTE_WAKE_L Q 6 1 LTE_WAKE_L [21]

Quanta Computer Inc.
PROJECT : ZHN



PP1050_PCH

R84 *SHORT 8

C79
1u/6.3V_4

L10

2.2uH/210mA 8

31mA

+V1.05S_AXCK_LCPPLL

5/21 modify to stuff.


C236
47u/6.3V_8

C242
47u/6.3V_8

C251
1u/6.3V_4


Quanta Computer Inc. PROJECT : ZHN		Rev 3B
Size	Document Number	
PCH 5/6 (POWER)		
Date	Monday, August 26, 2013	Sheet 11 of 39

Haswell ULT (GND)





Quanta Computer Inc.
PROJECT : ZHN

Size	Document Number	Rev
	PCH 6/6 (GND)	38
Date:	Monday, August 26, 2013	Sheet 12 of 39



APS



<DDR>

BYTE1_ 8-15

BYTE2_ 16-23

BYTE4_ 40-47


BYTE6_ 48-55

BYTE5_ 0-7

BYTE3_ 24-31

BYTE7_ 32-39

BYTE4E_ 56-63




Vendor	P/N
Hynix	AKD5J6ETW04
Elpida	AKD5J6ST407
Micron	AKD5J6GSTL10


MicronMT1K1256M16HA-12S/E/AKD5JGSTL02 for proto board




LVDS Power(LDS)




Touch Panel INT/RST(TPS)




CCD power(CCD)




LVDS(LDS)



CCD (CCD)




6/13 stuff R425.



20130503 Del DMIC.

LVDS CONN (follow zqk)
DFHS40FS095
DFHS40FS063
footprint gs12401-1011-40p-r-nh-smt

Touch Panel level shift(TPS)



Quanta Computer Inc.
PROJECT : ZHN


Size	Document Number	Rev
		3B

LVDS/CCD/DMIC/TS

Date: Monday, August 26, 2013 Sheet 16 of 39


Debug Port(DBG)

PIN7 OD PIN39 OD PIN49 OD
 PIN14 OD PIN41 OD PIN50 OD
 PIN19 OD PIN43 OD
 PIN22 OD PIN44 OD
 PIN28 OD PIN45 OD
 PIN30 OD PIN46 OD
 PIN37 OD PIN47 OD
 PIN38 OD PIN48 OD



Quanta Computer Inc.
PROJECT : ZHN

Size	Document Number	Rev
	Google Debug	3B
Date:	Monday, August 26, 2013	Sheet 17 of 39



T77H372.00
WL/BT LGA COMBO CARD(T77H372.00)
ADPCH372000



20130626 Modify BT_EN path, stuff R161.

6/25 Add R579 by Google.


PP3300_PCH

BT_EN R579 10K 4

		Quanta Computer Inc.	
		PROJECT : ZHN	
Size	Document Number	Rev 3B	
Date: Monday, August 26, 2013		Sheet 19 of 39	




NGFF 3G connector



MultiMedia SIM (MNC)

<Layout Notes> Keep USIM signals max length within 8000mils.

5/14 Add R65




20130513: Reserve D30 for SIM_DET.

 Quanta Computer Inc. PROJECT : ZHN		Rev
Size	Document Number	3B
NGFF/ SIM conn		
Date:	Monday, August 26, 2013	Sheet 21 of 39

TPM (TPM)

22

4 x100nF (place close to device VDD/GND pins)



Quanta Computer Inc.

PROJECT : ZHN


Size	Document Number	Rev
	TPM SLB9655 / LED	3B

Date: Monday, August 26, 2013


Sheet 22 of 39

Dr-Bios.com


Codec(ADO)




Codec PWR 5V(ADO) 5/31 RevB Del R195, C161.



Mute(ADO)




Internal Speaker




Grounding circuit(ADO)

PIN1, PIN4, PIN3, PIN6 are ANALOG




INT MIC array




Codec PWR 3V/1.5V(ADO)

20130517 U13 remove, power source pass through to output.



HEADPHONE/Mic combo(ADO)

8/21 Change L16,L21 from
CX5PX800000 to 0ohm by SMT.




Quanta Computer Inc.
PROJECT : ZHN

Size	Document Number	Rev
		3B


Audio Headset SW

Date: Monday, August 26, 2013 Sheet 24 of 39

8/22 DFFC24FR098
footprint 88502-2401-24P-L-SMT



TOUCHPAD BOARD CONN (TPD)




HOLELESS RESET 2-CHIP(KBC)

5/15 modify PU already at EC side

5/31 Add 8574 by G.


4/22 modify, no BATT EN function





- Connect to EC reset pin
- Connect to GPIO on CPU with PU to GPIO power well
- [26] Connect to EC pin C5 (must be low when EC IN RESET)


CPU FAN1 (THM)

```
Check pin define 0321
footprint 88266-040xx-xxx-4p-1
```






USB3.0(USB)




Lid Switch (HSR)




20130515 Add Hall IC by ME.

HOLE(OTH)


6/26 change footprint by ME.



BATT Enable short pad




ROM WP#



5/28: Change hole24 from BATT_EN# to SPI_WP_ME, Add R573

7/18: modify Hole17; Hole24 to BATT_EN#; Hole25 to SPI_WP_ME

EMI Cap




20130520: Add C6417, C6418, C6419, C6420, C6421




Quanta Computer Inc.
PROJECT : ZHN

Thermal Sensor(THM)





Light sensor & TP (SER)




FUNCTION DB


HSR	+3VPCU
	LID_OPEN_L
	GND
LED	+3VPCU
	LED x 4
	GND
USB	+3V x 2
	GND x 2
	USBP0+
	USBP0-
CR	CR_DET
	+3V x 2
	USBP6+
	USBP6-
	GND x 2





Quanta Computer Inc.
PROJECT : ZHN

Size	Document Number	Rev
	DB/ALS/Thermal sensor	3B
Date:	Monday, August 26, 2013	Sheet 28 of 39








Quanta Computer Inc.
PROJECT : ZHN

Size	Document Number +1.05V(TPS51211)	Rev 3B
------	--	-----------

Date: Monday, August 26, 2013 Sheet 31 of 39





[illegible]

C






1



Dr-Bios.com



6/23 Add PR166~168 for debug.




20130517 Page35 Add PR174 & reserve PR175,PR176 to input pwr PU4 by ACER.

Dr-Bios.com

Dr-Bios.com



Dr-Bios.com



Model	Version	CHANGE LIST		
Benetton	1A	20130428 Page 21: Change net name USBP0_ R to USBP0_ R, USBP0_ R, USBP0_ R to USBP0_ R		
		20130502 Page21: Reserve USB switch USB0B, Q10B,R10B for USB leakage.		
		20130502 Page31 Del +LVB_SSD, +L2V_SSD power circuit.		
		20130502 Page11 Del CN1 for XDP debug.		
		20130502 Page17 Del RVN3 Del EEPROM Mode strapping R163,R162,R176,R177.		
		20130501 Page16 Del DMIC circuit R421,R422,C315,C316.		
		20130501 Page2224 Del DMIC & Auto switch by Google.		
		20130501 Page20 Add Cap C6410-C6411.		
		20130501 Page29 Change P11 and P12 footprint.		
		20130501 Page9 Add CN8P and CLK_PCL1PC with R1004.		
		20130506 Page23 Change AMIC(CN17) footprint to mic-kec22424612p.		
		20130506 Page21 Reserve PCIe circuit & USB0 pin5 connect to GND & change JSIM1footprint to sim-c01x-3-1ap-out by ME.		
		20130506 Page9 Reserve PCIe circuit		
		20130507 Page16 Add R1014 for PU DEVSLP0.		
		20130507 Change connector footprint by ME.		
		20130508 Page 29 Change connector P11 footprint by ME, add PLR,PL9 for EMI.		
		20130508 Page21 Del CN18 by ACER.		
		20130508 Page35 Add PR100-PR172 for power breakdown.		
		20130509 Page18 Del R100,R102,R104, R105 by ACER.		
		20130509 Page25 change R31-con CN13 to 24pin first by ACER.		
		20130510 Page27 Add Hole and SWB for BATT_EN0.		
		20130510 Page21: Add P911 by ACER.		
		20130510 Page28: Add R1015.		
		20130510 Page25 change R31-con CN13 to 24pin first by ACER.		
		20130510 Page31: Add JP12.		
		20130511 Page34: change PC64,PC72 from 7143 to 3528.		
		20130513 Page21: Reserve D10 for SDR_DET.		
		20130513 Page28: Change CN2 from 28 to 24 pins for LEDIR.		
		20130513 Page22: Del RS87,L1ED1, move to LEDIR.		
		20130513 Page21: Reserve NXP-voice R1016-R1018.		
		20130514 Page21 Add R1020.		
		20130514 Page21 Add PR173.		
		20130514 Page25 swap CN13 pin define.		
		20130515 Page23 swap CN8 pin define by ME.		
		20130515 Page27 Add HS41 IC by ME.		
		20130515 Page28 change CN2 from 24 to 20pins.		
		20130516 Page21 add diode D25 and R1024 for L1D_OPEN_1 for leakage issue		
		20130516 Page16 add R1023 by Atmel.		
		20130517 Page25 swap CN12 pin define by ME.		
		20130517 Page16 change L4 solution by ACER.		
		20130517 Page28 USB remove , mSATA power connect to PP3300_DX.		
		20130517 Page23 U13 remove, power source pin through to output.		
		20130517 Page21 Add PR174 & reserve PR175,PR176 to input pair of P14 by ACER.		
20130517 Page28 net Bat_LED1-->(pin name) L116, PWRLED1-->N11; Battery LED0-->B, PWRLLED0-->B1				
20130517 Page25 U13 pin 1-->HW062, pin 6 -->C013(113key)				
20130517 Page16 stuff BS2,unstuff R100 & R243.				
20130520 Page21 Add R1025				
20130520 Page21 Remove +V3_ATC interseet				
20130520 Page14 RemoveRemove +SMDDR_VREF_DQ0 interseet				
20130520 Page15 RemoveRemove +SMDDR_VREF_DQ1 interseet				
20130520 Page11 Remove +V3_BDX, L5DX, L8DX_AUDIO interseet				
20130520 Page11 Remove +V1_BDS, MPL1DP1 interseet				
20130520 Page27 Add C447,C449,C449A,C449A-5421				
20130520 Page27 Add Add USBPWR2 at CN2.10				
20130521 Page16 Add R1026 for PU GPIO20.				
20130521 Page11 Change C143 from 0.1uF to 1uF; C78 1uF to 0.1uF; R103 shorquad to Behn; C208&C204 stuff; C274&C206 47uF to 22uF .				
20130521 Page28 Change CN15 footprint to mings-80902-001-52p.				
20130522 Page25-12 Change U22 P10 to A100-HVTD1.				
20130522 Page28 Change CN15 P10 to DFHS12FR161.				
20130522 Page21 modify all component to ZCH0value & Hynix RAM P10 for BOM.				
20130522 Remove from 0222-2000.				
20130523 Page25 stuff R206,R205 by Google.				
20130523 Page16 change R103,R102 from 47K to 2.2K by TS suggestion & stuff Q23.				
20130523 Page27 change Change hole24 from BATT_EN0 to SPI_WP_ME, and add R573				
20130523 Page7 R74 on-stuff by L.				
20130523 Page13 R72, R300, C230, C231, U19, U22 stuff by L.				
20130523 Page4 R29 on-stuff.				
2A		20130531 Page28 Add Q25 to EC_RSTB by G.		
		20130531 Page23 Del R195, C181.		
		20130531 Page19 Reserve R105 and R575 to PU PP2300_PCH_SUS.		
		20130603 Page26 Add R576, reserve D20 for thermal shut down		
		20130603 Page13 Add TP111-TP122 by ICT		
		20130613 Page19 change R103,R102 to 47K for ALS abnormal.		
		20130613 Page16 stuff R425 for EDP.		
		20130616 Page21 change CN14 from mSATA to NGFF type and add C383.		
		20130617 Page18 change CN5 footprint from hfsmd-B0103-1121-13p-fds to hfsmd-B0103-1121-13p-fds-unt.		
		20130617 Page27 change CN6 footprint from sub-53065-00902-001-5p to sub-53065-00902-001-5p-unt.		
		20130618 Page21 Del RTC circuit (D9, R100,RTT1,Q2,R10,R102,R104,R106) by A.		
		20130618 Page09 Del R132.		
		20130620 Page21 Change R479 to 2.2ohm.		
		20130620 Page20 6/20 Add R577 by Kingston SSD; change CN14 to DFHS12FR003 by ME.		
		20130620 Del all Offpage of power signals in all page.		
		20130621 Add C384-C388 by Intel D00R layout.		
		20130621 Change CN1 to D9090024000 by ME.		
		20130624 Page 26 Add R578 for B-test by G.		
		20130624 Page 10 Modify RAM ID table & connect DEVSLP0 to NGFF SSD for B-test by G.		
		20130624 Page 35 Add PR106-108 for B-test debug.		
		20130624 Remove PP5000, ALN to PP5000, DEVN by G.		
		20130625 Page67 R74 stuff by G.		
		20130625 Page28 Change C197 to 0.1uF; Change EC_BRD_ID to 001 by G.		
		20130625 Page29 Change P852 to 4-7Kohm by G.		
		20130625 Page21 Add TP127-TP132 for XDP by Intel.		
		20130625 Page28 Add R580,R581 by Kingston SSD.		
		20130625 Page21 Reserve R582 by A.		
		20130625 Page21 Change MIC, channel from pin19/20 to pin21/22, and add cap C309 by vendor.		
		20130626 Page19 Modify RT_F1N path, stuff R161.		
		20130626 Page21 Add TP133-135 by A.		
		20130626 Page28 Add R583,R584 by G.		
		20130626 Page27 Change Hole22,22 footprint by ME.		
		20130626 Page21 Change C77&C206 to 15uF by crystal.		
		20130626 Page28 Change C127,C128 to 10pF by crystal.		
		20130626 Page21 Change P920 to C1310&S202 to C-test by Power.		
		20130705 Page18 Change R142,R134,R127,R119,R113,R129,R116,R111 from 680 to 470ohm; unstuff R114,R122,R133,R457 by HDMI EA unt.		
		20130709 Page12 change PC4,PC6 from 47uF to 10uF, PR17 from 10ohm to 20ohm by Power.		
		3A		20130711 Page11 R40 connection change to PP3300_PCH by leakage.
				20130711 Page25 unstuff R574 by G.
				20130716 Page14 unstuff P1,LP1,CN,PC20 by power.
				20130716 Page27 modify Hole17 to GND; Hole24 to BATT_EN0; Hole25 to SPI_WP_ME by G.
				20130718 Page13 Change R443,R445 from R1111 to C45&C39 000 by power.
				20130718 Page11 unstuff U19,U22 by ICT.
20130722 Page12 modify PU10,LP1,C17,PC4,PC1,PC48,PR10,R151,PR112, unstuff PC32 by power.				
20130722 Page21 Change SWC2 to H1 by ME usage.				
20130723 Page28 Change EC_BRD_ID from 001 to 010(unst R197,R516; unstuff R201,R518).				
20130724 Page25 Reserve D20-D31 by ESD.				
20130724 Page29-35 Del JP and change Behn to shorquad.				
20130724 Page16 Del colayout L12 by SMT.				
20130729 Page28 Add R585 for OVERTE pull high by G.				
20130729 Page28 Reserve R586-R589 for UART debug.				
20130729 Page13 Reserve CN15, R590-R597 for XDP debug by Intel.				
20130731 Page21 Add R598 replace J97.				
20130731 Page28 Del L18,L19 by SMT.				
20130731 Page27 Del L14,L15,3 by SMT.				
20130731 Page23 Change CN1 to DMQ1ZE40000 (SMD type: mic-als-f1342-22u4-2p) by SMT.				
20130801 Page22 Change CN1 to footprint to mic-a-m-quad16d-2p-unt				
20130801 Page25 Reserve CPU_C207,C130				
20130801 Page25 Add U13-U17,U17,U17,U17,U17 for ESD				
20130801 Page16 Stuff R302 by G.				
20130801 Page28 Un-Stuff R577 by G				
20130802 Page5 Add C390-C396				
20130802 Page5 Remove C396-C396				
20130802 Change C31, C206, C244, C82, C248, C49, C262, C260, C41, C46, C42, C246, C21, C267, C23, C28, C25, C44, C27, C28, C24, C43, C45, C22, C247, C245,C14, C39, C50, C84, C151, C237, C240, C85, PC3, PC37 from CH1221M900 to CH1221M902.				
20130805 Page28 Change EC_BRD_ID to 010 for PVT by G.				
20130806 Page12 Change PR112 value to 2.50K by power.				
20130806 Change C15, C206, C244, C82, C248, C49, C262, C260, C41, C46, C42, C246, C21, C267, C23, C28, C25, C44, C27, C28, C24, C43, C45, C22, C247, C245,C14, C39, C50, C84, C151, C237, C240, C85, PC3, PC37 from CH1221M902 to CH1221M903				
20130806 Unstuff C12,C15,C26,C43,C49 for acoustic noise by Pwr.				
20130813 Page25 Reserve Q27,Q28,R599,R600 for FAN leakage.				
20130813 Change R55,R12,R55,R400,R152,R597,R152,R51,R53,R594 from 0 to shorquad.				
20130817 Page21 Change R57&R1,R57,R57,R57 from 0 to shorquad & del L1,L15 co lay by SMT.				
20130821 Page18 Change R443,R445 from 0 to shorquad & del L13 co lay by SMT.				
20130821 Page14 Change C11&L21 from CXP200000 to Behn by SMT.				
20130822 Page21 Change CN13 footprint from R5502-2401-24P-1-SMT to R5502-2401-24P-1-SMT and swap CN13, Q26 pin define.				
20130822 Page12 Del PC47 and Add PCN1				
20130823 Page16 Del PC72 and Add PCN2				
20130823 Page4 Change TP73, TP74, TP75 and TP76 footprint from TP2050 to TP2050				
20130823 Page5 Change TP81 footprint from TP2050 to TP2050				
20130823 Page4 Change TP91 footprint from TP2050 to TP2050				
20130825 Page25 Change pin5 of U13, U34, U35, U36 and U37 power rail from PP5000 to PP5000_DSW				
20130826 Page12 Change PC3 and PC37 from 22uF to 22uF. Unstuff others Vcc1n capacitors.				
20130826 Page1 Change C247, C244, C227, C228, C225, C226, C229 and C40 from 22uF to 22uF. Unstuff others Vcc1n capacitors.				
DOC NO.	PROJECT MODEL	CHROME	APPROVED BY:	DATE:
	PART NUMBER:		DRAWING BY:	REVISOR:
 Quanta Computer Inc. F&B,SECT - ZSW Change list Rev: 0.0				