



EL8 Block Diagram

01





Strap Configuration

Internal 33 ohm resistor enabled

SATA output from PLL2


CPUSTP#/PCISTP enabled

ITPCLK enabled


FREQ. SEL TABLE

BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	0	0	333Mhz
1	0	1	100Mhz
1	1	0	400Mhz
1	1	1	Reserved



Clock Gen I2C






- PCIF5_ITPEN C491 *10p
- PCLK_EC C20 *10p
- CLKUSB_48 C21 *10p
- 14M_ICH C22 *10p
- PCLK_ICH C23 *10p
- PCLK_DEBUG C24 *22p
- 14M_CH7308B C492 *10p

PROJECT : EL8
Quanta Computer Inc.


Size Document Number
CLK_GEN/J CK505

Date: Monday, March 09, 2009 Sheet 2 of 34 Rev 1A






POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	VID	100A	Yorkfield@65W
VCC_CORE	O	X	X	VID	75A	Wolfdale
VTT	O	X	X	VCC1.2	8A	After VCC stable
VTT	O	X	X	VCC1.2	7A	Before VCC stable
VCC_PLL	O	X	X	VCC1.5	260mA	









POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_SM	0	0	X	1.5VSUS	1963mA	
VCC_SMCLK	0	0	X	1.5VSUS	288mA	
VCC_EXP	0	X	X	GMCH_CORE	3082mA	SDVO, PCIE, DMI
VCCA_EXP	0	X	X	VCC1.5	6mA	SDVO, PCIE Analog
VTT_FSB	0	X	X	VCC1.2	914mA	
VCC	0	X	X	GMCH_CORE	17984mA	
VCC_CL	0	X	X	GMCH_CORE	4666mA	
VCC3_3	0	X	X	VCC3	14mA	
VCCA_DAC	0	X	X	VCC3	74mA	
VCCDQ_CRT	0	X	X	VCC1.5	0mA	
VCCAPLL_EXP	0	X	X	VCC1.1	20mA	
VCCDPLL_EXP	0	X	X	VCC1.1	X	
VCCA_DPLL4	0	X	X	VCC1.1	59mA	
VCCA_DPLLB	0	X	X	VCC1.1	59mA	
VCCA_HPPLL	0	X	X	VCC1.1	31mA	
VCCD_HPPLL	0	X	X	VCC1.1	X	
VCCA_MPLL	0	X	X	VCC1.1	83mA	



RTC CRYSTAL



RESET JUMP







HD Audio I/F(CODEC& iHDMI)




South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect			This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU			
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4)	PWROK	0	0	RSVD	
			0	1	Enter XOR Chain	
			1	0	Normal operation(Default)	
			1	1	Set PCIe port config bit 1	




RTC BATTERY




PROJECT : EL8
Quanta Computer Inc.


Size	Document Number SB (1/4)- HOST	Rev 1A
Date:	Monday, March 09, 2009	Sheet 10 of 34






PCI PULL-UP




USBOC# PULL-UP






South Bridge Strap Pin (3/3)				
Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode 10,21	
GPIO49	DMI Termination Voltage	PWROK	0 = AC coupled 1 = DC coupled Internal PU	


Board ID Table		BOARD_ID3 of TE1M always keep low, TE1 hasn't support TV			
Board ID	ID4	ID3	ID2	ID1	ID0
NEW CARD CARD BUS					H L
CCFL Panel LED Panel				H L	
W/ G-SENSOR W/O G-SENSOR			H L		
W/ TV W/O TV		H L			
W/ HDMI W/O HDMI	H L				












SB Power Status and max current table(2/2)


POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC1_1	O	X	X	VCC1.1	1.634A	ICH CORE
VCCDMPPLL	O	X	X	VCC1.5	23mA	
VCC_DMI	O	X	X	GMCH_CORE	50mA	1.125V@G45, 1.1V@P43
V_CPU_IO	O	X	X	VCC1.2	2mA	
VCC3_3	O	X	X	VCC3	308mA	
VCCCHDA	O	X	X	VCC1.5	70mA	
VCCSUSHDA	O	O	O	RVCC1.5	70mA	
VCCSUS1_1	X	X	X	1.1V	X	Internal VR powered
VCCSUS1_5	X	X	X	1.5V	X	Internal VR powered
VCCSUS3_3	O	O	O	3V_STBY	212mA	S3mA@S3/S5
VCCCL1_1	X	X	X	1.1V	X	Internal VR powered
VCCCL1_5	X	X	X	1.5V	X	Internal VR powered
VCCCL3_3	O	X	X	VCC3	73mA	S3/S5 powered when AMT activated

















2nd SATA HDD(2.5")




SATA HDD(3.5")



Dr-Bios.com

CODEC



VOUT = 1.25 (1+R1/R2)		
	R1	R2
4.8375V	28.7K	10K

2nd source : G923-330T1U
AL000923003


PROJECT : EL8
Quanta Computer Inc.

Size	Document Number CODEC ALC888S-VC2	Rev 1/
Date:	Monday, March 09, 2009	Sheet 21 of 34



11 USB#6 USB#6

11 USB6 USB6



ODD BUTTON




HOME **BUTTON**




2MS003



IR Receiver



IR Blaster



Touch Panel connector





Light Foot




Light Pipe






Dr-Bios.com




SW PULSE	PIPE_LED	FOOT_LED
1	ON	OFF
2	OFF	ON
3	ON	ON
4	OFF	OFF

PSU 24PIN Connector




P3V3_STB : Stand-by power source only
P3V3 : Normal power source only
P3V3_DUAL : Both power source switching

4PIN +12V_REG for CPU_CORE




Dr-Bios.com

5VDUAL, 5VDUALUSB, 3V_STBY




for EC



Dr-Bios.com


VCC1.2, VCC1.1



For ICH10

Dr-Bios.com

DDR3 1.5V(TPS51116)




$$de_{IL} = (5V - 1.5V) \times 1.5V / (1.5u \times 400K \times 19V) = 4.6A$$

$$(10uA \times PR26 / R_{dson}) + de_{IL} / 2 = I_{ocp}$$


$$(10uA \times 8.2K / 4.6m) + de_{IL} / 2 = 20.1A$$


Dr-Bios.com

G43 GMCH_CORE



Dr-Bios.com





Dr-Bios.com

Dr-Bios.com

		PROJECT : EL8	
		Quanta Computer Inc.	
Size	Document Number		Rev
	Change List		1A
Date	Monday, March 09, 2009		Sheet 34 of 34