



ZYB & ZYBA SYSTEM BLOCK DIAGRAM


A@ --> Arrandale use
E@ --> Discrete use
SW@ --> Switch use
IV@ --> UMA use



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5V_SUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+VGPUCORE	+0.9V~+1.1V	GPU CORE POWER	dGPU_VRON	Discrete enable
+1.05V_GFX	+0.9V~+1.1V	GPU I/O POWER	dGPU_VRON	Discrete enable
+1.5V_GFX	+1.5V	VRAM CORE POWER	dGPU_VRON	Discrete enable
+1.8V_VGA	+1.8V	LVDS/PLL POWER	dGPU_VRON	Discrete enable
+3.3V_GFX	+3.3V	PEG/HDMI/CRT POWER	dGPU_VRON	Discrete enable


Thermal Follow Chart






CPU_CLK select

Modify on C test




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus





CLK Enable




PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	Clock Generator	1A
Date:	Tuesday, January 19, 2010	Sheet 3 of 51




VTT PWR Good



Processor pull-up





JTAG MAPPING



Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469


AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)









AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)






[illegible]


Figure 10 shows the ACZ pin connections. The pins are connected to resistors R811, R807, R812, and R809, which are then connected to the ACZ signals (ACZ_SYNC, ACZ_RST#, ACZ_SDOUT, and ACZ_BIT_CLK). The ACZ_BIT_CLK signal is also connected to a capacitor C822 (27pF) to ground.


HDA Bus for Modem(CLG)

PCH SPI




HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM->+1.8V (default)
external pull-up
VCCVRM->+1.5V




Gtin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Override (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0  SPKR												
INIT3_V3	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 PCL_GNT3# 10												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC  PCH_INVRMEN												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI</td></tr> <tr> <td>1</td><td>0</td><td>PCI</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]  PCL_GNT0# PCL_GNT1#
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V0  NV_ALE 10												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V0  NV_CLE 10												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	 HDA_DOCK_EN#												
SPI_MOSI	ITPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0  SPI_SI_R												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_S5  RSV_GPIO8												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_S5  CR_WAKE# 11												

Size	Document Number IBEX PEAK-M 2/6	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 9 of 51




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




GPU RST#


11



GPIO Pull-up/Pull-down



SV_SET_UP 1-X High = Strong (Default)



Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable


Change Platform_ID to Low on 9/29

PROJECT : ZYB & ZYBA


Quanta Computer Inc.

Size	Document Number	Rev
	IBEX PEAK-M 4/6	1A
Date:	Tuesday, January 19, 2010	Sheet 11 of 51

Dr-Bios.com




IBEX PEAK-M (GND)






DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	1
CHB1	1	0



DDR3-DIMM0_H=5.2_RVS

Place these Caps near So-Dimm0.




DM signals are not present on Clarksfield processor. All DM signals can be left as No Connect on Clarksfield and connected directly to GND on SO-DIMM side for Clarksfield only designs.

- 15,16,17,18,44 +0.75V_DDR_VTT
- 15,16,17,18,44 +1.5V_SUS
- 15,16,17,44 +SMDDR_VREF
- 3,4,8,9,10,11,12,15,16,17,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3-DIMM0-H	1A
Date:	Tuesday, January 19, 2010	Sheet 14 of 51

15



1.5V_SUS

C46 E@10u/6.3V_6

C34 E@10u/6.3V_6

C43 E@10u/6.3V_6

C45 E@1u/16V_4

C32 E@1u/16V_4

C51 E@10u/6.3V_6

C42 E@10u/6.3V_6

C48 E@10u/6.3V_6

C39 E@1u/16V_4

C44 E@1u/16V_4

C52 E@1u/16V_4

C8 E@330u/2V_7343

+SMDDR_VREF_DIMM

+SMDDR_VREF_DQ0

C50 E@1u/16V_4

C35 E@2.2u/6.3V_6

C41 E@1u/16V_4

C38 E@2.2u/6.3V_6

+3V

+0.75V_VTT_0

C28 E@2.2u/6.3V_6

C23 E@1u/16V_4

C581 E@1U/6.3V_4

C584 E@1U/6.3V_4

C577 E@1U/6.3V_4

C576 E@1U/6.3V_4

C579 E@10u/6.3V_6

maybe can save



14,16,17,18,44	+0.75V_DDR_VTT	
14,16,17,18,44	+1.5V_SUS	
14,16,17,44	+SMDDR_VREF	
32,34,36,37,38,40,41,46,48	+3V	

	PROJECT : ZYB & ZYBA Quanta Computer Inc.		
	Size	Document Number	Rev
		DDRIII SO-DIMM-0	1A
Date:	Tuesday, January 19, 2010	Sheet 15 of	51

DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1

5,17	M_B_BS#0
5,17	M_B_BS#1
5,17	M_B_BS#2
5	M_B_CS#0
5	M_B_CS#1
5	M_B_CLK0
5	M_B_CLK0#
5	M_B_CLK1
5	M_B_CLK1#
5	M_B_CKE0
5	M_B_CKE1
5,17	M_B_CAS#
5,17	M_B_RAS#
5,17	M_B_WE#

3,14,15,17,34	CLK_SCLK
3,14,15,17,34	CLK_SDAT
5	M_B_ODT0
5	M_B_ODT1
5,17	M_B_DM[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#7[7:0]

5,17	M_B_DQS#7[7:0]
------	----------------


5,17	M_B_DQS#7[7:0]
------	----------------

DDR3-DIMM1_H=5.2_RVS

PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1_H=5.2_RVS

Place these Caps near So-Dimm1.



M_B_DQ[63:0] 5,17

+SMDDR_VREF

7,17,18 VREF_DQ_DIMM1

17,18 +SMDDR_VREF_DQ1

2.48A

+3V

+3V

4,17 PM_EXTTS#1

14,15,17,18 DDR3_DRAMRST#

+SMDDR_VREF_DIMM

+SMDDR_VREF

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1


+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1



DDR3-DIMM1_H=5.2_RVS

+SMDDR_VREF

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

+SMDDR_VREF_DQ1

16


- 14,15,17,18,44 +0.75V_VTT_3
- 14,15,17,18,44 +1.5V_SUS
- 14,15,17,44 +SMDDR_VREF
- 3,4,8,9,10,11,12,14,15,17,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 16 of 51

DDR_RVS (DDR)


	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1



E@DDR3-DIMM1_H=9.2_RVS


PC2100 DDR3 SDRAM SO-DIMM (204P)

M_B_DQ[63:0] 5,16




E@DDR3-DIMM1_H=9.2_RVS


Place these Caps near So-Dimm1.



maybe can save



Close to SO-DIMM




3,4,8,9,10,11,12,14,15,16,22,27,28,29,31,32,34,36,37,38,40,41,46,48

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 17 of 51






Del CPU XDP Connector




Del Braidwood

18


S3 leakage solution(CLG)






Dr-Bios.com

```
1 => +VGPU_CORE
2 => +VGPU_IO
3 => +1V
4 => +1.5V_GPU
5 => +3V_D
6 => +1.8V_GPU
7 => dGPU_PWROK
```



PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[10] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM





DDR3 VRAM SIZE Strap

DDR3 VRAM size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
			2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700		0	1	0

Thermal Sensor




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	Strip/Thermal	1A
Date:	Tuesday, January 19, 2010	Sheet 24 of 51

21 VMA_DQ[63:0] VMA_DQ[63:0]
 21 VMA_DM[7:0] VMA_DM[7:0]
 21 VMA_RDQS[7:0] QSA#[7:0]
 21 VMA_WDQS[7:0] QSA#[7:0]


CHANNEL A: 512MB DDR3 (64M*16*4pcs)




Park, M92M Use Channel B Memory Interface Only




Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP



Group-A1 decoupling CAP




MEM_A1 CLK



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size: Document Number: **MEMORY 1 channel A** Rev: 1A
 Date: Tuesday, January 18, 2010 Sheet: 26 of 51

CHANNEL B: 512MB DDR3 (64M*16*4pcs)




SAMSUNG - AKD5LGGT506
HYNIX - AKD5LZGTW04

BOT Down

TOP Down


Park, M92M Use Channel B Memory Interface Only




TOP Up

BOT Up


Group-B0 VREF




Group-B1 VREF




MEM_B0 CLK




Group-B0 decoupling CAP




Group-B1 decoupling CAP




MEM_B1 CLK



CRT SWITCH(CRT)




CRT(CRT)




27


LVDS(LDS)




LCD Power(LDS)





Backlight Control(LDS)



LVDS SW1




LVDS SW2




S	Yn
0	EV
1	IV

gGPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS




Lid Switch (HSR)




Dr-Bios.com

AU6433 CardReader(MMC)




4 IN 1 CARD READER (MMC)


29




Main	DFHD36MS017
Second	DFHD38MS013




Close to connector




Lan/B(LAN)




Hole(OTH)




 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	Lan/B & Hole	1A
Date:	Tuesday, January 19, 2010	Sheet 30 of 51




SPEAKER AMP(AMP)




AMP_G441 Power(ADO)



LINE-OUT/SPDIFO(AMP)



Main SPK and SUBWOOFER(AMP)




SUBWOOFER(AMP)


LPF for $f_c(-3\text{dB})=500\text{Hz}$

SIG ::shutdown signal for IC<LOW-disable , HIGH-enable>


SHUTDOWN	TPA3110D1
L (0V-0.8V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE




SUBWOOFER Power(AMP)




MIC(AMP)




LINE IN(AMP)




AMO GAIN(AMP)



2nd SATA HDD (HDD)




MAIN SATA HDD(HDD)





ODD SATA(ODD)

This ODD must be use eSATA Port




Dr-Bios.com

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




$$H=4$$


Close CN22



Close CN23


Wireless 2 (MPC)


$$H=9$$



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number MINI PCI-E card	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 34 of 51

USB(USB)



USB/B




35


Dr-Bios.com

PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	INT USB/ EXT USB	1A
Date:	Tuesday, January 19, 2010	Sheet 35 of 51

POWER BOARD(UIF)




SW/B(UIF)



M/B(Battery) LED(uif)


36




 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	POWER/LAUNCH/LED	1A
Date:	Tuesday, January 19, 2010	Sheet 36 of 51

Dr-Bios.com


INT K/B(KBC)




TOUCHPAD(TPD)



BLUETOOTH CONNECTOR(BTM)



CPU FAN(THM)




Dr-Bios.com



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FAN/TP/BT	1A
Date:	Tuesday, January 19, 2010	Sheet 37 of 51

EC(KBC)



I/O ADDRESS SETTING


38

SHBM=0: Enable shared memory with host BIOS


1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU

Change pull-up resistor (R148 /R154) from 10K to 4.7Kohm




SPI FLASH




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add		
Winbond	W25X16AVSSIG	AKE38FP0N01
MXIC	MX25L1605DM2I-12G	AKE38FP0Z00
AMIC	A25L016M-F	AKE38ZN0800


HWPG




INTERNAL KEYBOARD STRIP SET



VR Cap.





POWER-ON Switch


[illegible]

PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number WPCE81 & FLASH	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 38 of 51








A01718 Rds(on)=3~4.3mOhm
 $I(\text{ripple current}) = (19-1.1) \cdot 1.1 (1\mu \cdot 272k \cdot 19) \sim 3.81A$
 $4.3m \cdot 18 = RILIM \cdot 20\mu A$
 $RILIM = 3.87K \text{ --- } 3.92K$



PROJECT : ZYB & ZYBA
 Quanta Computer Inc.

Size	Document Number	Rev
	VCCP +1.05V (UP6111A)	1A
Date:	Tuesday, January 19, 2010	Sheet 43 of 51


[PWM]



Dr-Bios.com

 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	DDR 1.5V(TPS51116)	1A
Date:	Tuesday, January 18, 2010	Sheet 44 of 51



UMA &SG => +VGFX_AXG Exist
Discrete =>+VGFX AXG del








```
OCP:25~26A
Rcomp is not populated
OCP Threshold 20uA
Ri=2.49K , Idroopmax=19.81uA
Changing Ri can get different OCP point
LoadLine=7mv/A
LoadLine=(Rdroop*Idroopmax)/Ioc
Rdroop=8.87K
Changing Rdroop can get different loadline
```


22A +VGFX_AXIG

Dr-Bios.com









 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	Thermal protect	1A
Date:	Tuesday, January 19, 2010	Sheet 49 of 51

MODEL: REV		CHANGE LIST	MODEL		
			PAGE	ZYB MB	
				FROM	TO
ZYB MB	A	First release	1	1A	
	B	Page10: USB_OC6# connect to OC1. Page21: Change R94 from 680ohm => 51ohm(CS05102FB09) for AMD suggestion. Page32: Modify Audio LINE_UD# circuit ,ADD R658 -shot pad and PD12(BC0010102I7) , and del R641 , Q39 . Page27: Change R130,R131 from 0 ohm => 15 ohm(CS01502JB12). Page28: Change Q14 footprint => UMT_213-3-1_3 Page29: Change R617 and R621 from 0 ohm => 120 ohm Bead(CX05T121000) for SD card EMI issue. Page35: Swap CN32 Pin define and del oc6 on B test Page32:Change R334 and R422 from 47ohm => 56ohm(CS05602JB17) for Audio suggestion on B test.. Page38:add R690(CS31002JB28) pull low for power saving and reserve R691 for LED pin. Page34:CN7 and CN14 Pin42 connect to RFLED# Page34:Change 2nd HDD conn footprint (sata-ld2822f-saql6-22p-r)and P/N(DFHS22FR239). Page36:Reserve Q3 , Q19(BAM00840001) and pop R16 ,depop R278 (CS00002JB38) to meet acer 2010 spec , only EC control. Page32:Del R598(CS41002JB20) PU Res for AMP. Page32:Tune SUB AMP Gain to 20 db => del R286 , add R291 , and add R320 ,R696 to 0 ohm(CS00003J951) on AMP Pin 11 and 12, Page22: POP C378 330U(CH733RM8831) fot +VGPU_CORE. Page03: Reserve C855(CH41003ZB35) and C856(CH61001ME96) on U21 Clock Gen 1.5V . Page :0 ohm short for cost down R78,R92,R158,R160,R199,R205,R206,R207,R208,R248,R249,R250,R255,R275,R282,R283,R284,R285,R382,R383,R396,R408,R410,R415,R430,R514,R546,R576,R578,R583,R590,R591,R599,R600,R601.R602,R603,R637,R643,R658,R660,R665,R671,R676,R679,R681,R685,R686 Page35: Change C424 p/n => CH51002M930. Page39: Add PC9028(CH5104K9906) , change PR58 from 33k => 150k(CS41502JB10) and change PR65 from 10k => 39K(CS33902JB01) for inrush current issue. Page39: Add PR51/ 0ohm(CS00003J951) and PC48/2200p(CH22206K917) for EMI suggestion. Page39:Change PJ1 pin define , Pin1, 2 =>GND , Pin3, 4=>Vin . Page39: Change PQ31 from P/N BAM44680003 =>BAM44960000. Page39: Reserve PC230/1000p(CH21006K917)for EMI suggestion. Page40: Add PR197,PR205 2.2ohm(CS-2203F911) and PC133 ,PC138 1000p(CH21006K917) for EMI suggestion. Page41: Add PR137,PR136 /2.2ohm(CS-2203F911) and PC96,PC95/1000p(CH21006K917) for EMI suggestion. Page41: Change P08 footprint QFN40-5X5-4-41P-0_75H => qfn40-5x5-4-41p-0_75h-smt . Page43: Add PR185 /4.7ohm(CS-4703J917) and PC128/680p(CH16806J911) for EMI suggestion. Page44: Add PR80 /4.7ohm(CS-4703J917) and PC60/680p(CH16806J911) for EMI suggestion. Page44: Change PR83 from 4.02k=>4.32k(CS24323F911) to modify OCP. Page46: POP PR70(CS31003J941) and depop PR59 for VGPU CORE VID0. Page46: Change PR41 PN from 39.2k => 60.4K(CS36042FB10). Page47: Add PR122(CS-2203J913) and PC85(CH22206K917) for EMI issue. Page48: Change PU12 PN from AL054418000 => AL000835000.	2	1A	3B
			3	1A	
			4	1A	
			5	2A	
			6	1A	
			7	1A	
			8	1A	
			9	3A	
			10	3A	
			11	1A	3B
			12	1A	
			13	1A	
			14	3A	
			15	2A	
			16	1A	
			17	3A	3B
			18	2A	
			19	3A	
			20	1A	
			21	3A	
			22	1A	
			23	3A	
			24	3A	
			25	2A	
			26	3A	
			27	2A	
			28	3A	
			29	3A	3B
			30	1A	
			31	3A	
			32	2A	
			33	2A	
			34	2A	
			35	2A	3B
			36	2A	
			37	2A	
			38	2A	
			39	3A	3B
			40		
MB Assy' P/N: 31ZYBMB0000/10/80			Project :ZYB MB	Document No. :	PROJECT : ZYB & ZYBA Quanta Computer Inc.
Approved by : J. C		Drawing by :Jason Twu	DATE: 2009/10/20	Size	Rev
				Document Number	
				Change list	
				Date: Tuesday, January 12, 2010	Sheet 51 of 51

MODEL: REV		CHANGE LIST	MODEL		
			PAGE	ZR6 MB	
				FROM	TO
ZYB MB	C	Page12: Change C443 from 10u/0603 =>22u/0603(CH6221M9900) for CRT Flicker issue. Page20 : Change C169,C66 from 10u/0603 =>22u/0603(CH6221M9900) for CRT Flicker issue. Page27: Del R459,R460 Add L69 for Mic EMI issue.	1	1A	
			2	1A	3B
			3	1A	
			4	1A	
			5	2A	
			6	1A	
			7	1A	
			8	1A	
			9	3A	
			10	3A	
			11	1A	3B
			12	1A	
			13	1A	
			14	3A	
			15	2A	
			16	1A	
			17	3A	3B
			18	2A	
			19	3A	
			20	1A	
			21	3A	
			22	1A	
			23	3A	
			24	3A	
			25	2A	
			26	3A	
			27	2A	
			28	3A	
			29	3A	3B
			30	1A	
			31	3A	
			32	2A	
			33	2A	
			34	2A	
			35	2A	3B
			36	2A	
			37	2A	
			38	2A	
			39	3A	3B
			40		
		</			