


ZQP SYSTEM DIAGRAM

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

HDMI@ ----> HDMI option
SP@ ----> Board ID/Strap pin
H@ ----> 家電下鄉

UMA REV:B



CHARGER (ISL88731A)	PAGE 25
AMD CPU CORE (OZ8380)	PAGE 27
1V (G5602)	PAGE 29
0.9V/DDR 1.5V(RT8207)	PAGE 37
SYSTEM 5V/3V (RT8223M)	PAGE 26
1.1V(G5602)	PAGE 28
Discharge /Thermal protec	PAGE 31

CPU


NB

PROJECT : ZQP Quanta Computer Inc.		
Size	Document Number	Rev 1A
Block Diagram		
Date: Tuesday, March 15, 2011	Sheet 1 of 32	

Dr-Bios.com

PAGE#	DESCRIPTION	NOTE
1	BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	ONTARIO MEM & PCIE I/F(1/3)	
4	ONTATIO DISPLAY/CLK/M(2/3)	
5	ONTARIO POWER & DECOUP(3/3)	
6	DDR3 SO-DIMM (STD=8)	
7	DDR3 SO-DIMM (STD=4)	
8	HUDSON PCIE/LPC/CPU IF(1/5)	
9	HUDSON ACPI/GPIO/USB(2/5)	
10	HUDSON SATA/BIDS(3/5)	
11	HUDSON PWR/GND(4/5)	
12	HUDSON STRAPS/PWRGD(5/5)	
13	CRT/LVDS/CCD	
14	HDMI	
15	LAN AR8152	
16	MINI PCI-E	
17	HDD /ODD	
18	CARD READER	
19	AUDIO - CONEXANT 20584	
20	AUDIO JACK CONN	
21	USB / BT /TP	
22	LED / NUT	
23	KB/FAN/TP	
24	WPCE791 /FLASH	
25	CHARGER (ISL88731A)	
26	SYSTEM 5V/3V (RT8223M)	
27	CPU CORE (OZ8380)	
28	VCCP 1.1V (G5602)	
29	+1V(G5602)	
30	DDR 1.5V (RT8207A)	
31	+1.8V/Discharge/Thermal Protection	
32	Change list	

Power Sequence




Hudson M1 SM BUS



SB820 SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDATA2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used

KBC(EC) SM BUS





KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal





The schematic diagram illustrates the power supply section of the TMS320C49 evaluation board. It features three main power rails: +1.8V, +3V, and ground. The +1.8V rail is connected to resistors R70 (1K 4), R89 (1K 4), R301 (300 4), and R326 (300 4), which are connected to APU SVC, APU SWD, LDT_RST#, and APU_PWRRD respectively. The +3V rail is connected to resistors R345 (1K 4), R334 (1K 4), and R323 (1K 4), which are connected to ADJ1, INTDMSRPS#, and H_PROCHOT# respectively. The ground rail is connected to resistors R357 (150 4) and R355 (150 4), which are connected to INT_CRT_RED and INT_CRT_GRE respectively. Additionally, there are connections for INT_CRT_BLU, INT_EIDCLK, and INT_EIDDATA.



VID Override Circuit



This page is different AMD Nil.



Dr-Bios.com







PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
1A	ONTARIO POWER&DECOUP(3/3)	1A
Date:	Tuesday, March 15, 2011	Sheet 5 of 32

0830--P/N and footprint are follow ZR7B

+1.5V_SUS 3.5,7,22,30
 +0.75V_DDR_VTT 7,30
 +3V 4,5,7,9,10,11,12,13,14,16,18,19,22,23,24,26,27,28,29,30,31












PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A

Date: Tuesday, March 15, 2011 Sheet 6 of 32

Dr-Bios.com






PCIE_VDDP	11
+3V_S5	9,10,11,12,15,21,22,26
+3VPCU	13,22,23,24,25,26,31
+5VPCU	26,27,28,31


This page is different AMD Nil expect RTC circuit

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO U41




Add C606,C614,C619 for strong clock
02/15 REV:B

BG625000486



INTRUDER_ALERT# Left not connected (Southbridge
has 50-kohm internal pull-up to VBAT).

RTC




To STRAPS Page





PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	Hudson PCIE/LPC/CPU IF(1/5)	1A
Date:	Tuesday, March 15, 2011	Sheet 8 of 32















































































































+3V SCL0/SDATA0 is 3V tolerance
AMD datasheet define it
R125 2.2K 4 PCLK SMB
R131 2.2K 4 PDAT SMB



SB/ PWR_GOOD / VDDIO_33_5



To Azalia
HD audio
interface
is 3.385
voltage






PLACE SATA_CAL RES
VERY CLOSE TO BALL
OF Hudson M1

```
XTLVDD_SATA-- SATA
crystal power

PLVDD_SATA--
SATA PLL
POWER
```




```
0831--add circuit
```



This page is different AMD Nile

AMD recommend : TEMPIN0 / TEMPIN1 / TEMPIN2
can not maintain on floating stages when without usage.
Do not care pull high or pull down.




0831--modify location

MB ID


CPU THERMAL	GPIO52
External	1
SB-TSI	0
SB8XX Hold Time	GPIO53
1.2V	1
1.1V	0
DU1/MK2	GPIO56
MK2.0 AMD	1
DU1.0 AMD	0

	GPIO57
(Dis) SW	1
UMA	0
	GPIO58
With HDMI	1
Without HDMI	0
	GPIO182
PX4.0	1
PX3.0	0



+3V 4,5,6,7,9,10,12,13,14,16,18,19,22,23,24,26,27,28,29,30,31
 +1.1V 22,28,31
 +3V_S5 8,9,10,12,15,21,22,26
 +1.1V_S5 28
 AVDD_SATA 10
 VDDIO_AZ 12

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.






OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

REQUIRED STRAPS

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need



PCI_CLK4 CPU/NB HT Clock Selection
0 V - Reserved.
3.3 V - Required setting for integrated clock mode.
This strap is not used if the strap CLKGEN is
configured for external clock generator mode.

REQUIRED STRAPS


	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM (Default)	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM L,L = FWH ROM	

VDDIO_AZ 11
+3V 4,5,6,7,9,10,11,13,14,16,18,19,22,23,24,26,27,28,29,30,31
+3V_S5 8,9,10,11,15,21,22,26

12

DEBUG STRAPS

HUDSON-M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Dr-Bios.com



PROJECT : ZQP
Quanta Computer Inc.


Size	Document Number	Rev
	HUDSON STRAPS/PWRGD(5/5)	1A
Date:	Tuesday, March 15, 2011	Sheet 12 of 32

HDMI SDVO I2C Control




HDMI HPD SENSE (HDM)

UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin



Added HDMI function
01/19 REV:B

HDMI PORT (HDM)



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	HDMI	1A
Date:	Tuesday, March 15, 2011	Sheet 14 of 32


15

	PROJECT : ZQP Quanta Computer Inc.		
	Size	Document Number LAN AR8158L	Rev 1A
Date:	Tuesday, March 15, 2011	Sheet 15 of 32	


MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Check LED signal. (active high or low)




Debug



SATA HDD

change HDD circuit

change CN19 DFHS22FR232 01/14




SATA HDD(HDD)


17

Modify footprint 01/13
follow ZRJ

change HDD circuit
01/14



SATA ODD



change C539,C540 footprint form 1206 to 0805
02/16 REV:B


			PROJECT : ZQP Quanta Computer Inc.	
Size	Document Number		Rev	
	SATA-HDD/ODD/HOLE		1A	
Date:	Tuesday, March 15, 2011	Sheet	17 of	32

Dr-Bios.com

CARD READER Controller AU6435-GDL

2 IN 1 CARD READER (SD/MMC)


Main	DFHS11FR011
Second	DFHS11FR033



PIN45=Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input


R464 0.4 XTALSEL

PIN43=Power saving mode enable.
'1' for enable [Default]
'0' for disable




CTRL0, CTRL1 trace length shorter ,
and surround with GND.

The trace length difference for each card interfaces should be
smaller than 500 mil



Close to connector





Dr-Bios.com




PROJECT : ZQP
Quanta Computer Inc.


Size	Document Number	Rev
	AU6435 CardReader	1A
Date:	Tuesday, March 15, 2011	Sheet 18 of 32





MIC



Internal Speaker




HP




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO JACK CONN	1A
Date:	Tuesday, March 15, 2011	Sheet 20 of 32


INT. USB(USB)




EXT. USB(USB)



BLUETOOTH V2.1 CONN(BTM)



BLUETOOTH V3.0 CONN(BTM)




PROJECT : ZQP
Quanta Computer Inc.


Size	Document Number	Rev
1A	USB/BT	1A
Date:	Tuesday, March 15, 2011	Sheet 21 of 32

Dr-Bios.com


EE RETURN-PATH CAPACITORS(EMC)




LED(UIF)





HOLE(OTH)



mini PCI



cpu




No stuff HOLE9 REV:B 02/17


CPU nut PN : FBBU1001010 x 3 @ SHOLE1~3

PROJECT : ZQP Quanta Computer Inc.		
Size	Document Number	Rev 1A
Date:	LED/ EMI/ Screw Hole& Nut	
Tuesday, March 15, 2011	Sheet 22 of 32	


K/B(KBC)




CPU FAN(THM)



TOUCHPAD BOARD CONN(TPD)



DFFC12FR234 will be EOL by PDC , so change PN to DFFC12FR026



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	KB/TP/FAN	1A
Date:	Tuesday, March 15, 2011	Sheet 23 of 32

[illegible]

The diagram shows the SPI Flash (KBC) circuit. The SPI controller (W25X30BVSIG) is connected to the SPI flash (W25Q16BVSIG) via the following connections:

- C_SPI SDI uR**: Connected to pin 2 (SDI) of the SPI controller and pin 8 (VDD) of the SPI flash.
- C_SPI SDO uR**: Connected to pin 5 (SDO) of the SPI controller and pin 7 (HOLD) of the SPI flash.
- C_SPI SCK uR**: Connected to pin 6 (SCK) of the SPI controller and pin 3 (SI) of the SPI flash.
- C_PSPIC CS0w uR**: Connected to pin 1 (CS) of the SPI controller and pin 4 (WP) of the SPI flash.

The SPI flash is also connected to the +3VPCU supply via a 0.1uF/10V_4 capacitor (C483) and to ground.

The diagram shows the HWPG(KBC) circuit. A +3VPCU input is connected to a voltage divider consisting of resistor R278 and a 100K 4 resistor. The output of this divider is connected to the D15 pin of the HWPG module. The HWPG module also has a +3V input connected to a voltage divider with resistor R284 and a 10K 4 resistor. The HWPG module has several output pins: BAS316, BAS317, BAS318, BAS319, and BAS320. The HWPG module is connected to the HWPG pin of the KBC module. The HWPG module is also connected to the HWPG pin of the KBC module.

HWPG Pin	KBC Pin	Signal
31	D15	HWPG_1.8V
29	D17	HWPG_1V
30	D18	HWPG_1.5V
28	D16	HWPG_1.1V

SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	APU Thermal
SM Bus 3	VGA

PALM REST THERMAL SENSOR (THM)


Near TP on TOP side and only for AMD platform Palm Rest use.

(02/25)
 Per QSMC SMT request, change to Mitsubishi.
 Main: CU4100B0000
 Second: CU410000Z07 (MIT)


POWER-ON SWITCH (KBC)


Del SW1,stuff D1
02/15 REV:B


Add D5 for ESD
02/15 REV:B














Thermal protection



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	Discharge /Thermal protection	1A
Date:	Tuesday, March 15, 2011	Sheet 31 of 32

MODEL	REV	CHANGE LIST	Model ZQE/G M/B BOARD			
			Page	From	To	
ZQP/Q M/B	A	First Release	1	1A	3A	
			2	1A	3A	
			3	1A	3A	
01.P14: Add HDMI function 02.P22: Add EC53,EC54 for EMI 03.P20: Stuff C673/C675/C671/C672 for EMI 04.P15: Stuff ESD protector at R31/R32 for EMI 05.P10: GPIO 58 define to HDMI strap pin 06.P08: Add C606,C614,C619 for strong clock 07.P20:change C673,C675,C671,C672 for EMI 08.P19:change L48,L47,L35,L34 to CX08T601000 for EMI 09.P24:No stuff SW1,stuff D1 10.P24:Add D5 on S5_ON for ESD 11.P22:LED2 change single lens(blue) 12.P08:Del C623 13.P24:Del SW1 14.P13:Del R26,R27 and add RP5 for EMI 15.P15:Add EC38,EC40,EC43,EC46 for EMI 16.P28:change PR79 to 0 ohm and stuff PR77 and PC51 for EMI 17.P29:change PR76 to 0 ohm and stuff PR164,PC126 for EMI 18.P27:stuff PR69,PC43 for EMI 19.P17:change C617,C612,C539,C540 footprint form 1206 to 0805 20.P13:Swap USB nets between L50 and PR5 21.P13:Add R33,R34 for ESD 22.P15:change C354 to CH122GK1I10 for EMI 23.P22:change EC30,EC32,EC34,EC36,EC37,EC39,EC42,EC45,EC48,EC53 and stuff it for EMI 24.P26:Remove JP20,JP21,JP22,JP23 and change to short pad PR235,PR237 25.P27:Remove JP10,JP9,JP6,JP8 and change to short pad PR55,PR48,PR43,PR46,PR47,PR54,PR63,PR142,PR140 26.P28:Remove JP24,JP25 27.P29:Remove JP16,JP17 and change to short pad PR70,PR72 28.P30:Remove JP18,JP19 and change to short pad PR196,PR107 29.P22:No stuff HOLE9	B	4	1A	3A		
		5	1A	3A		
		6	1A	3A		
		7	1A	3A		
		8	1A	3A		
		9	1A	3A		
		10	1A	3A		
		11	1A	3A		
		12	1A	3A		
		13	1A	3A		
		14	1A	3A		
		15	1A	3A		
		16	1A	3A		
		17	1A	3A		
		18	1A	3A		
		19	1A	3A		
		20	1A	3A		
		21	1A	3A		
		22	1A	3A		
		23	1A	3A		
		24	1A	3A		
		25	1A	3A		
		26	1A	3A		
		27	1A	3A		
		28	1A	3A		
		29	1A	3A		
		01.P15:change RJ45 connector without LED 02.P27:change PR140,PR142 to short pad 03.P30:change PR119,PR123,PR102 to short pad 04.P26:change PR217,PR218,PR221,PR229,PR236 to short pad 05.P29:change PR76 to short pad 06.P28:change PR79 to short pad	C	30	1A	3A
				31	1A	3A
				32	1A	3A
33	1A			3A		
34	1A			3A		
35	1A			3A		
36	1A			3A		
37	1A			3A		
38	1A			3A		
39	1A			3A		
40	1A			3A		
41	1A			3A		
Quanta Computer Inc. ZQP/Q		PROJECT: ZQP/Q	PCBA NO.	REV: 3A	DOC. NO :	
APPROVED BY : Andy Lin		CHECK BY : JC Huang	DRAWING BY : Andy Chen	DATE :10/18/2010	SHEET 1	